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 Gallium nitride nanowires have significant potential for developing nanoscale 
emitters, detectors, and biological/chemical sensors, as they possess unique material 
properties such as wide direct bandgap (3.4 eV), high critical breakdown field, 
radiation hardness, and mechanical/chemical stability. Although few results of 
individual GaN nanowire devices have been reported so far, most of them often 
utilize fabrication processes unsuitable for large-scale nanosystems development and 
do not involve fundamental transport property measurements. Understanding the 
transport mechanisms and correlating the device properties with the structural 
characteristics of the nanowires are of great importance for realizing high 
performance devices. 
 Focused ion beam induced metal deposition was used to make individual GaN 
nanowire devices, and assessment of their electrical properties was performed. The 
nanowires were grown by direct reaction of Ga and NH3, with diameters ranging from 
  
80 nm to 250 nm and lengths up to 200 µm. Dielectrophoretic alignment was used to 
assemble these nanowires from a suspension on to a large area pre-patterned 
substrate. A fabrication technique, utilizing only conventional microfabrication 
processes, has been developed for realizing robust nanowire devices including field 
effect transistors (FETs), light emitting diodes (LEDs), Schottky diodes, and four-
terminal structures. Nanowire FETs with different gate geometries were studied, 
namely bottom gate, omega-backgate, and omega-plane gate structures. Utilizing 
omega-backgated FETs, transconductance as high as 0.34 × 103 µS mm-1 has been 
obtained. Room temperature field effect electron mobility in excess of 300 cm2 V-1 s-1 
have been exhibited by a nanowire FET, with a 200 nm diameter nanowire and Si 
substrate as the backgate. The observed reduction of mobility in the GaN nanowire 
FETs with decreasing diameter of the nanowire is attributed to the surface scattering. 
Electron beam backscattered diffraction revealed that the grain boundary scattering is 
present in some of the nanowires. Temperature dependent mobility measurements 
indicated that the ionized impurity scattering is the dominant mechanism in the 
transport in these nanowires. GaN nanoLEDs have been realized by assembling the n-
type nanowires on a p-GaN epitaxial layer using dielectrophoresis. The resulting p-n 
homojunctions exhibited 365 nm electroluminescence with a full width half 
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Chapter 1: Introduction 
Nanoscience and nanotechnology is playing the very similar role in shaping the 21st 
century as the advent of printing press played in progressing the human civilization 
into the renaissance or the invention of steam engine in ushering the industrial 
revolution. Nanomaterials and nanostructures are defined as having at least one 
critical dimension of 100 nanometers or less, which is about the size of an average 
virus. Nanotechnology - the creation, manipulation, and application of materials at the 
nanoscale involves the ability to fabricate, control, and exploit the unique chemical, 
physical, and electrical properties of these nanostructures. At the nanoscale levels, the 
physical, chemical, and biological properties of materials differ in fundamental and 
quite often valuable ways from the properties of bulk matter [1]. These properties 
enable development of highly complex and multifunctional materials and systems, 
which have tremendous potential in improving our lives in numerous ways.  
 Since 1989, when IBM researchers demonstrated a scientific breakthrough by 
constructing a 35-atom depiction of the company’s logo using a Scanning Tunneling 
Microscope (STM) [2], the aspiration to control materials at the nanometer level is 
sweeping industry and academia alike. The power of nanotechnology emerges from 
the fact that at nanometer scale new and exciting properties emerge in materials that 
are not possible or not exhibited by those same materials when they have much larger 
dimensions. These include (but not limited to) optical, electronic, magnetic, chemical, 
and mechanical properties—depending on the particle, any or all of these can be 
altered at the nanoscale.  
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 Two different philosophies exist when it comes to realizing these 













Figure 1.1: Top-down versus bottom-up approach towards nanotechnology. 
 
Bottom-up paradigm focuses on the design and synthesis of nanoscale building 
blocks, elucidation of the fundamental electronic, optical, and other physical 
properties of these building blocks, and development of methods for hierarchical 
organization of these building blocks into increasingly complex integrated 
assemblies. On the other hand, the top-down approach attempts to scale down the 
dimensions by pushing the limits of conventional micro-manufacturing. Top-down 
approach has been quite successful in terms of reducing the gate lengths (current 
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 3 
down techniques work by improving the existing microfabrication processes and 
innovating new techniques to achieve smaller critical dimensions.  
 In order to exploit the wide array of material properties and integrate them with 
existing Si technology, to produce complex and highly functional systems, we have to 
develop efficient bottom-up techniques. We can consider one scenario where the 
bottom-up technique has its own advantage. Direct bandgap semiconductors such as 
gallium nitride (GaN), gallium arsenide (GaAs), and indium phosphide (InP) are 
often used to realize optical elements (lasers diodes, light-emitting diodes, detectors, 
etc) due to their efficient recombination and generation properties [4], [5]. To this 
date, optical elements are either produced as stand-alone devices or integrated with 
the drive electronics of the same material system. These devices or systems are 
interfaced with Si microelectronics using off-chip fiber optic connections. Using 
bottom-up techniques, we can integrate optical nanowire devices directly onto a Si 
drive electronics chip. This would increase data communication speeds and provide a 
platform to develop all optical networks. This technique could be extended to 
integrate nanowires of different material systems, each performing a specific task, 
with standard Si computing and memory elements. This could eventually lead to 
highly functional systems such as autonomous sensor clusters (Fig. 1.2) with 
biological/chemical sensors and RF communication elements integrated with Si 
electronics, capable of detecting environmental parameters and transmitting the 
information over a communication link. Integrating nano-photovoltaics will make 












Figure 1.2: An example of hybrid integration – smart, autonomous sensor node. With on-
board Si processor, chemical/biological sensors realized from nanowires, communication 
components, and photovoltaic cells to generate power, they could work without human 
intervention for indefinite period of time.  
 
1.1 Nanowires and Nanotubes 
Nanowires and nanotubes are structures that are cylindrical in shape, with length to 
diameter ratios often greater than 103. Unlike nanowires, nanotubes are hollow 
structures with single or multi walls (like carbon nanotubes). Nanowires and 
nanotubes are highly functional structures with unique properties arising from their 
low dimensionalities [6]. As they are often grown without any substrates, lattice 
mismatch and thermal expansion coefficient mismatch problems are not present in 
these structures. This could mean achieving materials that are free from strain, 
dislocations, and other structural defects. Due to their high surface to volume ratio, 
the conduction through these nanowires is strongly affected by the chemical species 
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efficient chemical and biological sensors. Their large surface to volume ratio also 
enables effective heat removal in these devices. Photo-generation and light extraction 
are also enhanced due to large surface area in these structures. As nanowires and 
nanotubes can be placed on any substrate after the growth is completed, they could be 
integrated with any platforms, including flexible substrates. Once they are placed on 
pre-determined positions on a substrate, it is relatively simple to apply the 
conventional fabrication processes to realize electrical and optical devices [8]. This 
opens up possibilities of integrating exotic III-V compound semiconducting nanowire 
devices with conventional Si microelectronics. Reduced dimensionality enhances 
electronic, mechanical, chemical, and optical properties in these nanowires. For 
nanowires and nanotubes with diameters less than 10 nm, discrete energy levels are 
formed, which could lead to ballistic transport of electrons through the nanowire [9]. 
These nanowires and nanotubes are ideal material systems to study fundamental 
transport properties such as conductance quantization, universal conductance 
fluctuations, coulomb blockade, etc [10] - [12]. 
 
1.2 Semiconducting Nanowires and Nanorods 
With all its advantages, carbon nanotubes suffer from one major drawback - lack of 
control in selective growth of semiconducting and metallic nanowires [13]. A 
convenient method to separate metallic and semiconducting nanowires does not exist 
to this date. Also, carbon nanotubes do not allow control of their bandgaps, hence 
opportunities of making multi-spectral optical elements using carbon nanotubes are 
limited. Semiconducting nanowires, especially compound semiconductors provide 
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greater flexibility as their bandgaps and doping properties can be controlled by alloy 
and impurity concentrations, respectively. Heterostructures like core-shell structures 
can be only formed in semiconducting nanowires, by growing a shell of different 
bandgap on a nanowire [14], [15]. These kinds of heterostructures are extremely 
important, as through bandgap engineering we can realize high performance devices 
such as high electron mobility transistors, resonant tunneling diodes, and laser diodes 
from these nanowires. 
 
1.3 Gallium Nitride and Related Alloys 
The group III nitrides (AlN, GaN, and InN) and their ternary and quaternary alloys 
are important class of semiconductors with unique properties such as a direct bandgap 
spanning the whole solar spectrum (from 0.7 eV for InN to 6.2 eV for AlN), high 
carrier saturation velocity, high breakdown electric field, and excellent 
mechanical/thermal stability [16]. As a result nanostructures and nanodevices made 
from GaN and related nitrides can be utilized to achieve nanoscale ultraviolet 
(UV)/visible light emitters, detectors, high-speed/high-power transistors and radiation 
hard, high- temperature electronic devices. Integrating these nitride nanodevices with 
Si microelectronics could eventually lead to single chip solution for complex optical 
communication elements, biodetection, chemical sensing systems, etc.  
 GaN has an energy gap value that approaches 3.4 eV at room temperature (Fig. 
1.3) enabling GaN devices to support peak internal electric fields about five times 
higher than silicon or gallium arsenide (GaAs). Wide bandgap results in lower 
thermal electron-hole pair generation, hence GaN devices can work at high 
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temperatures. Due to the larger cohesion energies of its constituent atoms, GaN is 
chemically robust material, less vulnerable to attack in caustic environments, and 
more resistant to radiation damage. Various physical properties of different 
semiconductors in comparison to Si are shown in Table 1.1. 
 
Table 1.1: Physical properties of Si and other important wide bandgap 
semiconductors [17]. 
 
Property Si GaAs GaN 4H-SiC 
Band gap, Eg 
(eV) (300K) 1.12 1.43 3.4 3.26 
Dielectric 
constant, εr 





300 400 2000 2200 
Electron 
mobility, µn 
(cm2 V-1 s-1) 
1500 8500 1250 1000 
Hole mobility, 
µp (cm2 V-1 s-1) 
600 400 115 850 
Thermal 
conductivity, λ 
(W cm-1 K-1) 




(× 107 cm s-1) 
1 1 2.2 2 
*ε = εr·εo where εo = 8.854 × 10-12 F m-1 
 
Bandgap of the ternary alloy AlxGaN1-x can be tuned with varying the mole fraction 
of Al. This provides means of growing heterostructures with potential wells for 
carrier confinements. Two-dimensional electron gas can be produced at the interface 
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of GaN and AlxGa1-xN, because of their bandgap difference. Separating electrons 
from the donors increase their mobility and results in increased high frequency 











Figure 1.3: Energy band diagram of wurtzite GaN. Direct energy gap is 3.39 eV at 300 K. 
 
Due to its direct bandgap, generation and recombination of electron-hole pairs are 
efficient. The bandgap of GaN corresponds to an emission wavelength in 360 nm 






Eg = 3.39 eV 
EM-L = 4.5 eV 
EA = 4.7 eV 
Ecr = 0.04 eV 
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1.4 Strategies for Developing Nanowire Devices 
Successful realization of nanowire devices and complex nanosystems would require 
effective solutions to numerous challenges. Nanowire growth is still at its infancy. 
Growth methods are not fully understood and often lack dimensionality and 
orientation control. Also doping issues, both in-situ and ex-situ, have not been 














Figure 1.4: Lattice constants and bandgap energy for different semiconductors at room 
temperature [18].  
 
Characterization techniques (structural, optical, and electrical) normally used to 
characterize thin film semiconducting materials, are not readily applicable to the 
       3.0                   4.0                   5.0                 6.0 

















nanowires. For example, x-ray diffraction technique which is often used to assess the 
crystalline qualities of a material cannot give an indication of the individual nanowire 
properties as it would require focusing of the x-ray beams with spot sizes of 200 nm 
or less. Thus more time consuming techniques like transmission electron microscopy 
(TEM) has to be used, which require elaborate sample preparation. Electron 
backscatter diffraction (EBSD) is a structural characterization technique that provides 
an easier alternative for individual nanowire structure determination, and as will be 
shown chapter 2 it can also be used to correlate structural properties with individual 
nanowire device characteristics. 
 One of most difficult challenges is developing a reliable assembling technique 
that is substrate and nanowire material independent. Controlling nanowire placement 
with reliability and repeatability is the key in producing hierarchical systems. Novel 
nanowire device designs are essential if we want to fully exploit their enhanced 
properties. For example, cylindrical-gate nanowire field-effect transistors (FETs), 
with the gate oxide and gate metal deposited conformally as a shell on the nanowire, 
will enhance the device performances dramatically. To realize these novel structures, 
innovative fabrication processes (conformal deposition techniques such as atomic 
layer deposition, liquid-phase deposition) are required. Device characterization and 
extraction of material properties (resistivity, mobility, and carrier concentration) are 
specially challenging for nanowires. Analytical relationships relating the device 
characteristics with structural properties often does not exist. Simple models and 
assumptions are generally employed. In order to understand the device properties, 
fully numerical techniques like finite element analysis are required. Correlating 
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device properties with structural characteristics of these nanowires will ultimately 
increase our understanding of the transport processes in these nanostructures, which 
will enable us eventually to realize superior performing nanowire devices. 
Understanding fundamental carrier transport properties and scattering mechanisms 
will complete our understanding of these nanostructures.  
 
1.5 Contributions and Accomplishments 
This dissertation represents the research which has resulted in numerous publications 
in referred journals and contributed talks in national and international conferences. 
The nanowires used for this study was provided by Dr. Maoqi He of Howard 
University, Washington DC, under a project with joint collaboration between Dr. 
John Melngailis (University of Maryland, College Park) and Dr. S. N. Mohammad 
(University of Maryland, College Park). Transmission electron microscopy presented 
in chapter 2 was performed by Dr. Warren MoberlyChan of Lawrence Livermore 
National Laboratory (LLNL). The photoluminescence experiments on these 
nanowires were performed by Dr. Norman Sanford and Dr. John Schlager of National 
Institute of Standards and Technology (NIST). The cathodoluminescence 
measurements were performed by Dr. Joseph W. Tringe of LLNL.  
 Except the above mentioned results, experiments and results presented in this 
dissertation are obtained solely by the candidate. The significant accomplishments of 
this research are listed below: 
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1.Detailed structural characterizations have been carried out revealing important 
information about the nature of growth and structural defects in these 
nanowires. 
2. Simple nanowire devices were demonstrated using focused-ion beam induced 
deposition technique, which enabled rapid estimation of the material properties. 
Interaction of focused-ion beam with GaN nanowire has been studied  
3. Electric field was used to assemble these nanowires on a pre-patterned 
substrate. The alignment process has been studied in details, which lead to 
improved designs of the alignment electrodes and a systematic approach 
towards the development of the alignment process. 
4. A general fabrication scheme utilizing only batch fabrication processes has 
been implemented, which is suitable for any material system. This type of 
fabrication scheme is quite advantageous over most of the reported methods as 
it provides a means for integrating nanodevices with conventional silicon 
microcircuitry. 
5. We have designed and realized novel nanowire transistors with performances 
comparable to the state-of-the-art thin film and nanowire devices. This is quite 
encouraging as it indicates that with improved designs and materials these 
nanosystems could meet or exceed expectations of the future device or system 
designers. 
6.Temperature dependent resistivity measurements indicated that the impurity 
concentration is quite high in these nanowires, which is possible due to oxygen 
or other structural defects. Temperature dependent mobility revealed that the 
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charged impurity scattering is the dominant mechanism in transport through 
these nanowires. These types of measurements are crucial in understanding the 
basic conduction processes in the nanowires. 
7. Diameter-dependent mobility measurement in nanowire transistors indicated 
the evidence of surface scattering is smaller diameter nanowires. Using reverse 
engineering and microstructural characterization technique (electron 
backscattered diffraction), we were able to correlate the structural 
characteristics of these nanowire devices with their measured electrical 
properties. To the best of our knowledge, this type of study has not been 
reported before. 
8.Ultraviolet nanowire light-emitting diodes (LEDs) have been realized by 
assembling GaN nanowires on p-GaN substrate, forming mechanical p-n 
junctions. These LEDs exhibited 365 nm emission with excellent thermal 
stability. This technique provides a simple technique for realizing wide-area 
emitting sources and multispectral emitter arrays. Emission from homojunctions 









Chapter 2: Gallium Nitride Nanowire Growth and 
Characterization 
Gallium nitride (GaN) is a compound semiconductor which has a direct bandgap of 
3.4 eV at room temperature. GaN and related nitrides have excellent material, optical, 
and electrical properties. There are three common crystal structures shared by the 
group-III nitrides: a) wurtzite, b) zincblende, and c) rocksalt structures. Under 
ambient conditions, the most thermodynamically stable structure is wurtzite for bulk 
AlN, GaN, and InN. The wurtzite structure has a hexagonal unit cell and thus two 
lattice constants, c and a. The wurtzite structure consists of two interpenetrating 
Hexagonal Close Packed (HCP) sublattices, each with one type of atoms, offset along 










Figure 2.1: Crystal structure of wurtzite GaN. Basis unit cell is hexagonal closed pack (HCP) 





The wurtzite crystal structure of GaN is shown in the Fig. 2.1, where the stacking 
order of Ga atoms (white) and N atoms (black) can be seen. In order to understand the 
growth and material properties of a semiconductor it is imperative to have a good 
understanding of its crystal structure. In order to interpret the results of structural 
characterization techniques, such as x-ray diffraction, transmission electron 
microcopy (TEM), and electron backscattered diffraction (EBSD), understanding of 
the crystal directions and planes is extremely helpful. In order to identify various 
crystallographic directions in a hexagonal system, a four-axis coordinate system, 
called Miller-Bravais system, is employed [19]. The three a1, a2, and a3 axis are all 
contained within a single plane (called basal plane), and at 120° angles to one another 















The z axis is perpendicular to this basal plane. Crystallographic directional indices are 
denoted by four indices, as [hkil]; by convention, the first three indices pertain to 
projections along the respective a1, a2, and a3 axes in the basal plane, and l is for the z 
axis [Fig. 2.3(a)]. The crystallographic planes in a hexagonal crystal are identified by 
three Miller indices as (hkil), where h, k, i, and l are the reciprocal of the planar 









Figure 2.3: (a) Different crystallographic direction of the HCP structure. (b) Different 
crystallographic planes for the HCP structure. 
 
For the wurtzite structure, the stacking sequence (order of Ga and N atoms layered on 
top of another) in c-direction is GaANAGaBNBGaANAGaBNB…, which could be 
understood looking at the packing of spheres in Fig. 2.4-2.6. Centers of all atoms in 
one close-packed plane is labeled A. Associated with this plane are two sets of 
equivalent triangular depressions formed by three adjacent atoms. One can arbitrarily 
(a)  (b)  
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mark the depressions pointing up as B and those pointing down as C (Fig. 2.4). A 
second close-packed plane may be positioned with centers of its atoms over either B 
or C sites; at this point they are identical. If position B is chosen then the stacking 






Figure 2.4: The first layer of atoms in a closed packed configuration. A, B, and C positions 




For the third close-packed layer, in the case of hexagonal system, centers of the atoms 
are aligned directly above the original A positions. This gives the stacking sequence 














 Figure 2.5: The AB stacking sequence for closed-pack atomic planes. 
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For GaN wurtzite crystal structrue, the layer A represents both Ga and N atoms 
stacked on top of another in the A position, then Ga and N stacked on the B position, 
















 Figure 2.6: Close-packed plane stacking sequence for HCP structure. 
 
 
2.1 Growth of Nitrides 
GaN was first synthesized more than 50 years ago by Jhonson et al. [20] and by Juza 
and Hahn [21] by passing ammonia over hot gallium. The reaction is  
                  2 Ga + 2 NH3 = 2 GaN + 3 H2                                       (2.1) 
 This method produced small needles and platelets. It was in 1969 when Maruska and 
Tietjen [22] used chloride vapor transport technique to realize epitaxial large-area 
layer of GaN on sapphire. Since then epitaxial growth of GaN has seen many 
dramatic improvements. Regardless of the growth method employed, the major 
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difficulty in growing GaN and related alloys arises from having to incorporate 
stoichiometric quantities of nitrogen in the film. This is accomplished in vapor-phase 
processes at high substrate temperatures by decomposing a nitrogen containing 
molecule, such as ammonia, on the substrate surface. It can be also accomplished at 
lower temperatures in MBE growth by increasing the reactivity of nitrogen or 
ammonia through remote plasma excitation or ionization. For the nanowire growth, 
another critical issue is to kinetically promote anisotropic growth.  
 The first group ever to report the growth of GaN nanowires was by Han et al., 
where they produced GaN–carbon composite nanorods by arc discharge in nitrogen 
atmosphere [23]. Over the past few years, various research groups have made 
significant progress in GaN nanowire growth. Although numerous variations of 
growth methods exist in the literature, GaN nanowire growth can be classified into 
these major categories: 
1. Laser assisted growth:  Duan and Lieber were the first to report GaN nanowire 
growth by laser-assisted catalytic growth, where they obtained wurtzite phase 
single crystal GaN nanowires by laser ablation of Fe/GaN target [24]. Shi et 
al. showed a synthesis by 248 nm laser ablation of GaN powder mixed with 
gallium oxide (Ga2O3) [25].  
2. Chemical vapor deposition: Peng et al. synthesized the GaN nanowires from 
the reaction of Ga/Ga2O3 mixture with NH3 using hot filament CVD [26]. He 
et al. grew GaN nanorods and nanowires by direct reaction of Ga vapor with 
flowing NH3 [27]. 
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3. Anodic alumina template synthesis: Cheng et al. formed the GaN nanowires 
in anodic alumina membranes by the reaction of Ga/Ga2O3 mixture with NH3 
[28]. 
4. Molecular beam epitaxy: Yoshizawa et al. grew self-organized nanocolumns 
on Al2O3 substrates using radio-frequency radical source MBE. [29] 
All the above-mentioned growth processes can be performed with or without a metal 
catalyst. It has been generally found that chemical vapor deposition technique usually 
results in nanowires growing along the a-axis of the wurtzite phase. Whereas the c-
axis growth of GaN nanowires has been mainly achieved using MBE techniques. 
Presently, the growth mechanisms routinely employed to grow GaN nanowires and 
nanorods can be categorized into two main categories: a) Vapor-Solid-Liquid (VLS), 
b) Vapor-Solid (VS). In a VLS growth technique, growth proceeds from liquid metal 
catalyst [30], as shown in Fig. 2.7. Here one can envision the catalyst as a cluster that 
defines the diameter of the structure and localizes the reactants at the end of the 
growing nanowire. A nanometer sized metal catalyst is deposited on a suitable 
substrate with technique such as laser ablation, electrochemical deposition, thermal 
annealing, colloidal dispersion, etc. The liquid metal cluster serves as a preferential 
site for adsorption of reactants (i.e, there is a much higher sticking probability on 
liquid than solid surfaces) and, when supersaturated, the nucleation site for 
crystallization. Although VLS mechanism provides enormous advantage of 
controlling the diameter of the nanowires, it also introduces sources of contamination 
from the catalyst. On the other hand, the VS mechanism is free from catalysts, hence 
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2.2 Description of Catalyst Free Nitride Nanowire Growth 
Free standing gallium nitride nanowires used in this study was grown by direct 
reaction of Ga vapor with ammonia (NH3), without the use of any metal catalyst. In 
this technique, nanowires are grown from direct reaction of Ga vapor with N supplied 
by decomposition of NH3 at high temperatures [27]. This vapor phase reaction results 
in solid phase GaN crystalline nanowires, hence it can be termed as Vapor-Solid or 
VS technique. Schematic diagram of the growth system is shown in Fig. 2.8. About 3 
g of pure Ga (99.999%, metals basis, Alfa AESAR Inc.®) was put in a small boron 
nitride (BN) boat and placed at the bottom of a liner. The liner is made of boron 
nitride or quartz for collecting samples and protects the quartz tube of the oven from 
contamination during growth. A water-cooled Cu block was also put at the 
downstream end of the oven for sample collection. Ammonia (99.999%, MG 
Industries®) was introduced into the quartz tube through a mass-flow controller (MKS 
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Instruments, Inc.®, model 1259B) at rates of 50–100 sccm (standard cubic centimeter 
per minute). During growth, the total pressure (mostly ammonia) upstream was kept 
at 15 Torr as measured by a capacitance manometer (MKS Instruments, Inc.®, model 
220CA). The temperature of the oven (Sigma Inc.®, temperature program controlled) 










 Figure 2.8: Schematic diagram of the GaN nanowire growth system. 
 
 
 The overall reaction is given by 2 Ga + NH3 = 2 GaN + 3 H2, and one expects it 
to be influenced by availability of ammonia and Ga at the growth surface. Nanosized 
GaN crystals formed spontaneously without intentional nucleation in this experiment. 
At the end of the reaction, samples were collected from the walls of the BN boat, the 
linear, and the surface of the cooled Cu block for measurements. A series of 
experiments were conducted to study the effect of varying the NH3 flow rate on the 
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at 15 Torr and the temperature at 900 °C, the NH3 flow rate was varied between 20 
and 150 sccm. At a flow rate of 20 sccm, only shiny Ga metal was detected [Fig. 2.9 
(a)] As the NH3 flow rate was increased to 30 sccm, some polycrystalline platelets 
were also produced as evident from Fig. 2.9(b), single crystal platelets with diameters 
of 20–40 mm began to appear at a flow rate of 30–40 sccm [Fig. 2.9 (c)]. This was 
clear evidence of the preferential formation of big platelets at lower NH3 flow rates. 













Figure 2.9: Scanning electron microscope (SEM) images of nanowire growth matrix for 
different ammonia flow rates. (a) 20 sccm, (b) 20-30 sccm, (c) 30-35 sccm, (d) 40 sccm, (e) 
100 sccm, and (f) 150 sccm. 
 
Figures 2.9 (d) and (f) show the SEM images of these nanowires grown in the flow 
rate range of 40 to 150 sccm. The wires had lengths up to several hundred 
(a) 20 sccm (b) 20-30 sccm (c) 30-35 sccm 
(d) 40 sccm (e) 100 sccm (f) 150 sccm 
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micrometers and diameters in the range of 80–300 nm. The same series of 
experiments were conducted by setting the temperature to 1000 and 1100 °C, 
respectively. Essentially the same growth pattern of GaN platelets was observed for 
lower flow rate, with the exception that one had to decrease the flow rate much lower 
than 30 sccm to obtain the GaN platelets. When we resorted to higher flow rate 
growth, microrods were the dominant products at a temperature of about 1000 °C, 
and micrograins were the dominant products at a temperature of about 1100 °C.  
 A series of experiments were also carried out to study the effect of varying the 
temperature on the shapes and sizes of the GaN products. These shapes and sizes of 
the growth products were found to change considerably on varying the temperature 
between 875 and 1100 °C, but keeping the NH3 flow rate constant at 100 sccm and 
the chamber pressure at 15 Torr. GaN wires were grown between 825 and 875 °C 
with diameters of 20–130 nm, and between 875 and 950 °C with diameters of 80–300 
nm. Nano- and mesowires grown at 875 and 900 °C are shown in Fig. 2.10(a)-(b). As 
the temperature was increased, the size increased, and microrods with diameters of 2–
7 mm and lengths of 30–100 mm were produced at a temperature around 1000 °C 
[Fig. 2.10(c)]. As the temperature was increased further to about 1100 °C, the growth 
of threedimensional micrograins set in [Fig. 2.10(d)]. The size of these micrograins 
was about 50–100 mm. 
2.3 Growth Mechanism 
Unlike the VLS mechanism, the growth mechanism for VS is not as well understood. 
In case of VLS mechanism, the liquid metal catalyst droplets serve as the site for 












Figure 2.10: Scanning electron microscope (SEM) images of nanowire growth matrix for 
different growth temperatures. (a) 875 °C, (b) 900 °C, (c) 1000 °C, and (d) 1100 °C. 
 
 Presence of metal droplets on the top of VLS grown nanowires indicate this fact. 
Absence of the Ga droplets on top of these nanowires indicates that a preferential 
diffusion is most probably responsible for the quasi-one dimensional growth. The 
growth process can be divided into three major steps:  
(1) Initial stage: nearly amorphous Ga-rich GaN matrix formation 
Once the temperature in the system exceeds 30° C the solid Ga becomes liquid and 
begins to diffuse over the surfaces of the BN boat and quartz liner forming a Ga layer. 
At higher temperatures, the Ga vapor pressure becomes significant. Ga vapor can 
adsorb onto, or desorb from the surface of the BN boat and quartz liner. Some NH3 
molecules adsorb on the Ga-coated surfaces where they can dissociate into N and H 
(a) 875 °C (b) 900 °C
(c) 1000 °C (d) 1100 °C 
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atoms [26,27] and some of the N atoms will react with Ga atoms to form GaN 
molecules. The surfaces of the BN boat and quartz liner do not have sites suitable for 
nucleation of GaN nanowires or crystals. Thus, it is not surprising that the matrix 
formed in the initial stage is nearly amorphous. However, the GaN matrix offers 
many sites favorable for formation of small crystal particles. Both the nearly 
amorphous GaN and the small crystal particles play important roles in the next 
growth stage. 
(2) Second stage: formation of polycrystalline hillocks 
With time, the tiny crystals in the matrix grow into crystalline hillocks, which in turn 
are needed for nanowire growth. The SEM image in Fig. 2.11 shows how the hillocks 
and nanowires grow on the matrix. It is easier to see that the hillocks are built out of 
small, interconnected hexagonal crystal platelets of different sizes and orientations by 
looking at Fig. 2.11(b).  
(3) Final stage: nucleation and growth of nanowires 
Except at the highest temperatures used in this experiment growth of the crystal 
platelets in the [0001] direction is very slow. Mostly, the plates grow from the edges 
out or by formation of additional thin platelets on top of older ones or at other sites on 
the matrix.  It is possible at the optimum growth temperatures (875 – 900 °C) and III-
V ratio (NH3 flow rate 40 – 100 sccm) Ga diffusion length is longer so that Ga can 
move from the basal plane to the side facets. For appropriate growth temperatures 





















Figure 2.11: (a) Field emission SEM (FESEM) scans of growth matrix after collecting from 
the growth chamber. (b) FESEM scans of nanowires growing from the edges of the GaN 
platelets. 
 
Probably at these temperatures and III-V ratios the growth along the a-direction is 
much faster than the c-direction growth. The growth is most likely effected by the 





2.4 Characterization of GaN Nanowire 
Detail characterizations including structural and material properties have been carried 
out after the completion of the growth. These characterizations are an important 
aspect of device realization as it gives us indications of the material quality, defects, 
and growth mechanisms. This is important for estimating device performances, and in 
turn improving the materials quality. 
2.4.1 Field Emission Scanning Electron Microscopy 
In order to quantify the effectiveness of the growth method, it is important to study 
the statistical distribution of the diameters and structural nature of the nanowires in a 
growth matrix. A low resistivity Si sample was prepared with nanowires dispersed on 
it. Dispersion was obtained by sonication of the growth product in isopropanol, 
forming a suspension of the nanowires. Using FESEM, the diameters of 100 
nanowires were measured at different parts of the sample. Figure 2.12 is the diameter 
distribution as observed on the growth matrix used for this study.  It is quite clear that 
majority of the nanowires had diameters in the range of 50 nm to 100 nm. Only few 
nanowires were observed with diameters in excess of 200 nm.  
 It was interesting to note that the structural quality of the nanowires showed 
significant variations with their diameters. As shown in Fig. 2.13(a), the nanowires 
with diameters in the range of 50 nm to 100 nm had circular cross-sections with no 
observable defects. For nanowires with diameter above 150 nm [Fig. 2.13(b)], the 
defects in their structure are clearly visible in SEM scans. Larger diameter nanowires 
[Fig. 2.13(c)] represented a bundle of several crystals featuring similar growth 











        Figure 2.12: Diameter distribution of nanowires as observed in the growth matrix. 
 
The complex crystallography exhibited by these multiple crystal assemblages within 









Figure 2.13: Representative structural characteristics of nanowires observed in different 
diameter ranges (a) 50 nm – 100 nm, (b) 150 nm – 200 nm, (c) 250 nm – 300 nm. Diameters 
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2.4.2 X-ray Diffraction 
Two-dimensional x-ray diffraction (2D XRD) refers to x-ray diffraction applications 
with two dimensional (2D) detector and corresponding data collection and analysis. A 
two-dimensional x-ray diffraction system consists of two-dimensional detector, x-ray 
source, x-ray optics, sample positioning stage, sample alignment, and monitoring 
device (Fig. 2.14) [32]. The diffraction pattern from a polycrystalline (powder) 
sample forms a series of diffraction cones if large number of crystals, oriented 
randomly in the space, are covered by the incident x-ray beam (Fig. 2.15). Each 
diffraction cone corresponds to the diffraction from the same family of crystalline 
planes in all the participating grains. A point detector makes 2θ scan along a detection 
circle. With a 2D detector, the measurable diffraction is no longer limited in the 
diffractometer plane. Instead, the whole or a large portion of the diffraction rings can 
be measured simultaneously, depending on the detector’s size and position. This 
greatly enhances the resolution and reduces data acquisition time. A 2D area 

























Figure 2.15: The diffraction pattern from a polycrystalline sample. The intercepts of the 




 A Brukeraxs® D8 2D diffractometer was used with GADDS® data acquisition 
software to obtain 2D x-ray diffraction from GaN flakes with the nanowires (Fig. 
2.16). As expected, arcs corresponding to different crystallographic planes are seen in 
the diffraction. As the nanowires and platelets are randomly oriented, diffraction from 
same family of planes in all the platelets and the nanowires give rise to a diffraction 
cone. Integrating the diffraction spectrum in chi direction resulted in the θ-2θ scan, 
where peaks associated with respective crystal planes of the flake are shown. Using 
JADE® software these peaks can be matched to that of GaN powder diffraction 
spectra. The peaks associated with different lattice plane of GaN wurtzite structure is 
shown in Fig. 2.17. 
 
 


















Figure 2.16: The 2D area diffraction pattern from GaN flake with nanowires on Brukeraxs® 



















Figure 2.17: The θ-2θ diffraction of the flake after integrating the 2D spectrum in the chi 
direction (shown by blue lines in Fig. 2.16). 

























2.4.3 Electron Backscattered Diffraction 
Electron backscatter diffraction (EBSD), also known as backscatter Kikuchi 
diffraction (BKD) is a microstructural crystallographic technique used to study the 
crystallographic texture or preferred orientation of any crystalline or polycrystalline 
materials. EBSD can be used to index and identify the seven crystal systems, and as 
such it is applied to crystal orientation mapping, defect studies, phase identification, 
grain boundary and morphology studies. Experimentally EBSD is conducted using a 
scanning electron microscope (SEM) equipped with a backscatter diffraction camera 
(Fig. 2.18). The diffraction camera is essentially a focal plane CCD coupled with a 
phosphor screen, which is inserted into the specimen chamber of the SEM at an angle 
greater than or equal to 90° to the pole piece. The specimen is placed into the normal 
position in the specimen chamber, but is highly tilted (~70° from horizontal) towards 
the diffraction camera. When the electrons impinge on the specimen they interact 
with the atomic lattice planes of the crystalline structures, many of these interactions 
satisfy Bragg conditions and undergo backscatter diffraction.  Due to the angle of the 
specimen these diffracted electrons are directed towards and impinge upon the 
phosphor screen of the diffraction camera causing it to fluoresce, this fluorescent light 
is then detected by the CCD. The diffracted electrons form an image termed a 
diffraction pattern on the diffraction camera called electron backscatter diffraction 
pattern (EBSP). This pattern is unique to the microstructural-crystallographic 
properties of the material. Using computer aided interpretation reveal crystal structure 
and crystal orientation. Each diffraction pattern will show several intersecting lines 
termed Kikuchi bands, these correspond to each of the lattice diffracting planes and 
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can be indexed individually by the Miller indices of the diffracting plane which 












Figure 2.18: The schematic representation of an EBSD system. The technique is carried out 
inside an SEM chamber. 
 
The formation of an EBSP can be described as follows: 
a) The electrons strike the specimen, and within the pattern source point (PSP) they 
are inelastically scattered, losing ~1% of their energy. 
b) These scattering events generate electrons travelling in all conceivable directions 
in a small volume which is effectively a point source. 
c) Electrons that satisfy the Bragg diffraction condition for a particular plane are 
channeled differently to the other electrons - thus producing a change in intensity. 
d) For each crystallographic plane, these electrons form two cones (with large semi-
apical angles of 90°- Bragg angle, i.e. almost flat discs) that intersect the imaging 
plane (phosphor) as hyperbolae.  
Electron backscatter patterns 
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 In the Fig. 2.19 the indexed EBSD pattern from a nanowire is shown. The 
important zone axes are shown on the pattern. The crystal structure solution generated 
by the software analyzing the pattern is shown in the right. The growth direction is 
along the axis of wurtizite structure, which is also confirmed by the TEM. The c 

















Figure 2.19: EBSD pattern from a GaN nanowire (shown in the top). Important zone axes are 











2.4.4 Energy Dispersive X-ray Analysis 
Energy Dispersive Spectroscopy (EDS) is a standard procedure for identifying and 
quantifying elemental composition of sample areas as small as a few cubic 
micrometers. The characteristic x-rays are produced when a material is bombarded 
with electrons in an electron beam instrument, such as a scanning electron 
microscope (SEM). Detection of these x-rays can be accomplished by an energy 
dispersive spectrometer, which is a solid state device that discriminates among x-ray 
energies [34]. The detector used in EDX is the Lithium drifted Silicon detector. When 
an x-ray photon strikes the detector, it will generate a photoelectron within the body 
of the Si detector. As this photoelectron travels through the Si, it generates electron-
hole pairs. The electrons and holes are attracted to opposite ends of the detector with 
the aid of a strong electric field. The size of the current pulse thus generated depends 
on the number of electron-hole pairs created, which in turn depends on the energy of 
the incoming x-ray. Thus, an x-ray spectrum can be acquired giving information on 
the elemental composition of the material under examination. Figure 2.20 shows an 
EDX spectrum from a nanowire dispersed on a Si substrate, and from a nanowire 
attached to the growth matrix. Both the curves are similar except for the Si peak in 
the case of dispersed wire which is generated by the Si substrate. This elemental 
analysis confirms the presence of Ga and N in the nanowires and no other elements 

















Figure 2.20: EDX spectra from GaN nanowires. The red curve in from nanowire on the flake 
and the blue is from nanowire dispersed on a Si substrate. 
 
2.4.5 Transmission Electron Micrsocopy 
A transmission electron microscope (TEM, FEI CM300-FEG®) was used to 
determine the crystal structure, growth direction and the extent of defects in the wires.  
Nanowires were dispersed on a holey carbon grid from suspension in isopropanol.     
A double tilt holder was used to tilt nanowires +/-30 ° in two orthogonal directions in 
order to establish the actual flat direction for each nanowire.  Once this orientation 
was established, the nanowires were rotated about their long axis of growth until 
crystallographic zone axes of low indices were achieved. Figure 2.21 represents such 






 Nanowire dispersed on Si substrate











a double-tilted condition for a ~100 nm diameter wire, and presents data acquired at 


















 Figure 2.21: (a) Bright-field TEM image of GaN nanowire acquired at the 10]1[0  zone axis, 
(inset) selected area diffraction (SAD) pattern acquired with an effective aperture of  
~200nm, (b) and (c) high-resolution lattice images (HR-TEM) acquired of the left and right 






Figure 2.21(a) is a bright field image (BF-TEM) across the wire diameter. Figure 
2.21(a) inset is selected area diffraction (SAD) pattern acquired with an effective 
aperture of ~200 nm, thereby ensuring diffraction data across the entire nanowire 
diameter. The singular nature of the pattern suggests it may be indexed as a single 
crystal, with the long growth axis of the crystal aligned with the 110]2[  direction.  











Figure 2.22: Growth direction of nanowire as explained by the hexagonal structure, with c 
axis pointing out the plane of the paper. The a-plane 10)1(2  is denoted by the gray line, and 
the nanowires grow normal to that plane. 
 
Figures 2.21(c) and (d) are high-resolution lattice images (HR-TEM) acquired of the 
left and right sides, respectively, of the crystal. To a first approximation the HR-TEM 
also may suggest a single crystal across the entire diameter. One major difference 
between thin film growth and nanowire growth is that former usually takes place on c 










2.4.6 Polarization-resolved Photoluminescence Spectroscopy 
In a conventional photoluminescence (PL) spectroscopy, a sample is excited with a 
monochromatic optical source (typically a laser with hν > Eg), generating electron-
hole pairs that recombine by one of the several mechanisms: band-to-band 
recombination, free exciton recombination, bound exciton recombination, and defect 
related recombination. For the case of polarization-resolved photoluminescence 
measurements, the emitted spectra can be polarized with the direction of the electric 
field vector E parallel or perpendicular to the c direction of the wurtzite structure.  
 The nanowire samples were placed in a continuous-flow cryostat that enabled 
close optical access, and stable sample temperatures from 2.8 to 296 K. Samples were 
excited with a continuous-wave HeCd laser operating at 325 nm (3.815 eV) that was 
focused with a singlet lens to a spot diameter of 4 µm. PL spectra were collected with 
a 0.5-m monochromator that dispersed the photoluminescence onto an UV-sensitive 
photomultiplier tube [35]. The nanowires mounted in the cryostat were imaged 
indirectly in phase contrast and their axial orientation was determined. With the wire 
axial orientation determined, an UV polarizer placed at the entrance slit of the 
monochromator was then oriented to select PL conforming to either the E parallel or 
perpendicular to the growth axis of the nanowire. The PL spectrum collected at 3 K is 
shown in Fig. 2.23. If the growth direction was along the c axis, then E || c and E⊥c 
spectrum would be different. This polarization anisotropy results from dipole-
forbidden nature of polariton generation from A excitons for the E || c -polarization 
case and are expected in ideal wurtzite crystals [36]. It is clear from the spectra that 
changing the polarization from E parallel to the wire axis to E perpendicular does not 
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cause a change in the PL spectrum. This independently verifies that the growth 
direction is along the a-axis, as for an a-axis nanowire the c-direction can not be 
determined un-ambiguously. The peak emission at 3.466 eV corresponds to the strain 
free acceptor and donor bound A excitons (3.466 and 3.472 respectively). Due to their 









Figure 2.23: Polarization-resolved PL of a GaN nanowire at 3 K.  
 
2.4.7 Cathodoluminescence Spectroscopy 
Scanning electron microscopy was used for imaging, cathodoluminescence (CL) 
characterization. The nanowires were excited by 10 kV electrons with a nominal 
beam current of 15±3 nA.   Electron-induced optical signals were collected with a 5 
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mm collimating lens positioned ~20 mm from the sample during excitation and 
transported out of the SEM vacuum chamber to a cooled spectrometer with UV-
visible optical fibers.  Light analyzed by the spectrometer was generated by the entire 
nanowire and substrate volume directly or indirectly excited by the electron beam. 
Background-subtracted signal was integrated for 60 s during every measurement.  CL 
spectrum for a GaN nanowire is shown in Fig 2.24. The narrow peak at  370 nm is 
due to excitonic transitions;  the broad peak centered at 575 nm is produced by 























Figure 2.24: CL spectrum from a GaN nanowire at 300 K. The narrow peak at 370 nm 
(~3.39 eV) is associated with excitonic transitions in GaN, while the much broader peak 
centered at 575 nm (2.2 eV) is due to defect-related emission processes. 
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Chapter 3: Focused Ion Beam Assisted Fabrication of 
Nanowire Devices 
The first step towards realizing electronic or optoelectronic devices from nanowires is 
the formation of reliable metal contacts to the nanowires (both ohmic and Schottky). 
Thin film characterization techniques such as hall measurements, mercury probe, 
four-probe measurements are not easily applicable to these nanowires. Thus, in order 
to assess the material properties, it is also essential to fabricate simple devices such as 
FETs, 4-T resistivity measurement structures. Forming reliable electrical contacts to 
nanowires pose significant challenges. 
 Although significant progress has been made in semiconducting nanowire 
growth [27], [38], [39], further optimization of the growth processes is still required. 
Positioning them on a suitable substrate for device fabrication often involves complex 
aligning procedures such as electric field assisted aligning [40], micro-fluidic 
aligning, and chemical patterning [41]. These procedures are time consuming and 
require elaborate substrate pre-patterning. Perfecting these alignment techniques is 
necessary in order to realize hierarchical assembly for large-scale nano-system 
development. However, for growth optimization and study of transport properties of 
individual nanowires, versatile fabrication methods suitable for random nanowire 
orientations are quite useful. 
 In this chapter we have demonstrated that by utilizing focused ion beam (FIB) 
induced metal deposition techniques, we can fabricate simple nanowire devices and 
extract material properties of individual GaN nanowires, such as resistivity and 
electron mobility, without elaborate alignment and fabrication techniques. This 
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chapter focuses on the viability of FIB metal deposition technique for rapid prototype 
device structure fabrication using GaN nanowires. 
3.1 Focused Ion Beam Induced Metal Deposition Technique 
The construction and operation of a focused ion beam (FIB) system is very similar to 
a scanning electron microscope except the fact that former uses typically a focused 
Gallium ion beam derived from a liquid metal ion source (LMIS) to perform various 
functions such as imaging, ion induced localized sputtering, and material deposition. 
This technique is maskless and enables us to deposit material including metals such 
as platinum and aluminum on predetermined patterns. The simplified block diagram 
of a FIB system is shown in Figure 3.1, where Ga+ ion beam is accelerated and 




















       Figure 3.1: Schematic diagram of focused ion beam (FIB) system.  
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FIB induced deposition is a three step procedure: a) precursor gas is adsorbed on to 
the surface forming a monolayer, b) energetic Ga+ ions dissociate the precursor gas 
via collision cascade energy transfer process leaving non-volatile material deposited 
on the substrate, and c) the volatile reaction products are desorbed and removed by 
the vacuum pump.           
3.2 Experimental Details 
After completion of the growth, the GaN matrix with nanowires was collected from 
the inner lining of the furnace, and then sonicated in isopropanol to achieve a dilute 
suspension of nanowires. The suspension was then dispersed on SiO2 (150 nm thick) 
coated Si substrate (p++, ρ = 0.5Ω. cm) with pre-defined Cr/Au pads. Locations of 
the nanowires with respect to the pads were noted with an optical microscope. A dual 
beam FEI 620 FIB/SEM tool (Fig. 3.2) was used with 
(Trimethyl)methylcyclopentadienyl-platinum (STREM Chemicals® 99 %) as an 








              
  Figure 3.2: FEI 620 Dual Beam (FIB/SEM) system. 
SEM Column FIB Column 
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 A 30 KeV Ga+ ion beam was used with 7 pA current aperture during ion beam 
deposition. It was observed that using higher current apertures causes significant 
sputtering of the nanowires before metals start depositing. Dwell time and overlap for 
the Ga+ ion beam were 0.4 µs and 0 % respectively. Using these deposition 
parameters, Pt contacts with nominal dimensions of 2 µm in width, 20 µm in length, 
and approximately 1 µm in height were routinely deposited.  
 In order to achieve linear I-V characteristics, the FIB-deposited Pt contacts were 
annealed at 500 °C for 30 s in UHP-grade argon using a rapid thermal annealing 
furnace. I-V characteristics of the GaN nanowire were measured using a HP4140B 
picoammeter. A Keithley 238 source measure unit was used to measure the four 
terminal resistivity of the nanowire. Schottky diode to GaN nanowire was realized by 
using as-deposited Pt contact. The Ohmic contact for the diode was formed by 
annealing another Pt contact, which was FIB-deposited prior to the Schottky contact. 
The barrier height and ideality factor for the diode were extracted from the I-V 
characteristics. MOSFET type of transistor action was obtained from individual GaN 
nanowire with source and drain contacts formed by annealed FIB Pt contacts and Si 
substrate as the global backgate. A Hitachi S4700 Field emission Scanning electron 
microscope (FESEM) was used to study the morphology of the metal-nanowire 
contact region. Simulation of 30 KeV Ga+ ions impinging on GaN nanowires was 
carried out using SRIM 2003 [42] software to study the interaction of Ga+ ions with 
the nanowire. Electron beam induced deposition of Pt on nanowires was carried out 
using the same dual beam FEI system to investigate the effect of heating in the 
nanowires under the charged particle beams. 
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3.3 Results 
After sonication and dispersion of the nanowires on the pre-patterned substrates, the 
nanowires were found to have a tendency to lie on or close to the metal pads as 
shown in Fig. 5. We can speculate that this was due to the difference in the 
evaporation rates of the solvent over the pad and the SiO2 substrate, which causes the 







Figure 3.3: (a) Optical image of pre-patterned substrate with Cr/Au patterns. (b) SEM image 
of nanowires dispersed close to the pads (indicated with a white arrow). 
 
Alternatively the surface charges of the nanowires can give rise to image charges 
inside the metal, hence creating an electrostatic force of attraction between the metal 
and the nanowire. After the nanowire lands on the pad and the solvent dries out, Van 
der Waals forces might hold the nanowires to the susbstrate.   
 After dispersion of the nanowires, the FIB was used to deposit Pt pads to 
contact these nanowires. Figure 3.4 shows a single nanowire contacted at the ends 
using two FIB-deposited Pt lines. Current-voltage characteristics of the nanowire 
measured using the as-deposited Pt contacts were non-linear, with current level in 
range of 1.5 × 10-9 A for 10 V bias as shown in Fig. 3.5 (a). 
100  µm 










Figure 3.4: SEM image of a GaN nanowire with FIB deposited Pt metal contacts at the two 
ends. 
 
 This is expected, as it has been observed that Pt, with workfunction of 5.65 eV, 
when deposited on n-GaN generally forms Schottky contacts [43]. Although it is 
suitable to have a low workfunction metal such as Ti or Al for making low resistance 
ohmic contacts to n-GaN [44], it has been demonstrated that annealing metals like Ni, 
with a workfunction of 5.15 eV, can make ohmic contacts with fairly low specific 
contact resistance [45]. Similarly, in our case, annealing the contacts in UHP argon at 
500 °C for 30 s resulted in linear contact behavior, as seen in Fig. 7 (b). Notably, the 
current level increased four orders of magnitude after the anneal. We speculate that 
the annealing of the Pt contacts formed Ga-Pt intermetallics. Indeed, formation of 
intermetallic phases like Ga3Pt5 has been observed when Pt on GaN was annealed at 
600 °C [46]. Formation of Pt gallides may lead to lowering of the contact barrier 
























Figure 3.5: (a) Measured I-V characteristics of GaN nanowire with as-deposited FIB 
deposited Pt contacts. (b) Measured I-V characteristics of the same nanowire after annealing 



















































 Also, when Pt reacts with GaN, it will create defects in the crystal structure 
underneath the contact area, thus enhancing the conductivity via tunneling through 
the defects. It might be possible that both factors contributed to the lowering of the 
contact resistance. From the I-V characteristics of the nanowire with annealed 
contacts shown in Fig. 3.5 (b), the calculated two-terminal resistance was 50 kohm. 
The current densities recorded in the nanowires are in the region of 5.0 × 105 A cm-2 
for bias voltage of 3 V which is significantly higher than what has been reported so 
far [47], [48]. Higher current densities are beneficial for realizing efficient light 
emitting devices. Contact characteristics were very stable, with no Joule heating 
observed in the contacts with prolonged current flow.  
 Figure 3.6 (a) is an optical microscope image of a GaN nanowire with FIB-
deposited four-terminal Pt contact structure, which was used to measure the resistivity 








Figure 3.6: (a) Optical microscope image of a GaN nanowire with FIB-deposited four-
terminal structure. (b) Optical microscope image of a FIB-deposited Pt line on a Cr/Au pre-
patterned four-terminal structure. 
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 Current was forced through the end contacts, and subsequently the voltage drop 
was measured using two inner electrodes (termed as voltage probes). The resistivity 
of the GaN nanowire measured using the four-terminal configurations was in the 
range of 5 × 10-3 Ω.cm. Although these nanowires are not intentionally doped, the 
lower value of the resistivity observed in these nanowires compared to bulk GaN, 
could be due to the nitrogen vacancies or residual contaminants like oxygen, which 
contribute to the background carrier concentration. High background carrier 
concentrations has been often noticed in these types of growth chambers [49].  
 In order to understand the effect of the resistance of FIB Pt contacts on the 
electrical characteristics of the nanowires, we measured the resistivity of FIB 
deposited Pt contacts utilizing a four-terminal configuration. It is well accepted that 
the resistivity of the FIB-deposited Pt is around 5.0 × 10-4 Ω cm [50] which is 
generally an order higher than the value of bulk Pt (1.06 × 10-5 Ω cm). Using similar 
deposition parameters as used to make contacts to the nanowires, we deposited a Pt 
line 2 µm wide, 60 µm long and 1 µm thick, onto a pre-patterned four-terminal Cr/Au 
structure as shown in Fig. 3.6 (b).  The resistivity of FIB-Pt obtained was 9.0 × 10-
4 Ω.cm, which is a little higher than the accepted value. The resistivities of FIB-
deposited metals are known to have a sensitive dependence on the deposition 
parameter [51]. 
 Figure 3.7 (a) is a schematic diagram of the four-terminal structure used for 
resistivity measurement of nanowire. Although similar type of structure has already 
been used to measure the resistivity of both the metallic [52] and semiconducting 
nanowires [53], [54] the effect of the voltage probes in the resistivity measurement of 
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these nanowires has not been investigated. For metallic nanowires voltage probes will 








Figure 3.7: (a) Schematic diagram of the four-terminal structure used to measure the 
resistivity of the nanowires. (b) Schematic of the nanowire with the voltage probes, the 
depletion region associated with the voltage probes shown by the dashes line. 
 
Generally the metals deposited to make contacts to the nanowire using electron-beam 
deposition, FIB, or any other technique will always cover most of the nanowire 
periphery. This induces depletion effect over the entire cross sectional area of the 
nanowire, which will extend laterally beyond the contact periphery as shown in Fig. 
3.7 (b). This will reduce the effective length of the nanowire used for calculating the 
resistivity, thus leading to overestimation of the resistivity. One possible way to 
minimize this error is to cover the nanowire in a dielectric layer (i.e. SiO2, Si3N4) and 
to use vias to make contact between the voltage probes and the top part of the 
nanowire. In this way the depletion width associated with the probe will be limited to 
only the top portion of the nanowire, thereby reducing the error in resistivity 
















 In order to understand the nature of the transport through the nanowires we 
conducted temperature dependent resistivity measurement of the nanowire.  Figure 
3.8 is the plot of the resistivity of a GaN nanowire as a function of the temperature 
from 30 °C to 100 °C. Semiconducting behavior is clearly seen from the nanowire, 
the resistivity decreasing with increasing temperature, with a weak temperature 











 Figure 3.8: Plot of resistivity (ρ) vs. temperature of a GaN nanowire. 
 
For metallic conduction, the resistivity should have increased with the temperature. 
Although it is evident from the activation energy plot in Fig. 3.8 that the transport can 
not be simply described using the simple thermal activation energy resistivity model 






































where ρ is the resistivity of the nanowire, ρ0 is a characteristic constant, and Ea is the 
activation energy, yet some important features of the transport through the nanowire 










Figure 3.9: Activation energy plot of resistivity as a function of inverse temperature.  
 
Two distinct slopes representing two different activation energies can be clearly seen 
in Fig. 3.9. In the range of 30 °C to 60 °C, the activation energy Ea is 20.0 meV, and 
for the range 60 °C to 100 °C the Ea is 2.4 meV. At higher temperatures (above 60 
°C) the thermal generation of excess charge carrier across the bandgap may lead to a 
stronger electron-electron, and electron-phonon interactions thus leading to less 
variation in the resistivity of nanowire with temperature. The weak temperature 
dependence of the resistivity of the nanowire may be a signature of the electron-
electron interactions in a two-dimensional disordered system, since the nanowires 


















understanding of the transport properties of these nanowires, the resistivity 
measurements has to be performed at lower temperatures (liquid He 4.2 K).  
 We have fabricated FIB deposited Pt Schottky contacts to these GaN nanowires, 
with pre-fabricated Ohmic contact formed by annealing FIB Pt contacts at 500 °C for 
30 s in UHP argon. Measured I-V characteristics of the Pt-GaN nanowire junction 
from which we derived the ideality factor and the barrier height, is presented in Fig. 
3.10 (a). Figure 3.10 (b) is a semi-log plot of the measured I-V curved of the Pt-GaN 
nanowire diode. From the I-V characteristics it is evident that the FIB-deposited Pt-
GaN nanowire diode suffers from large reverse bias leakage current with reverse 
breakdown voltage around 4 V. This diode had low forward turn-on voltage (0.8 V) 
and soft reverse breakdown characteristics, which indicated that the tunneling 
mechanism might be the dominant mode of conduction in this diode. Current density 
J through a Schottky barrier junction resulting from the conventional thermionic 
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exp20               (3.3) 
and A is the Richardson constant (assumed to be 26 A.cm-2.K-2 for GaN) [55] V is the 
applied voltage, q is the electronic charge, T is the absolute temperature of the metal-
semiconductor junction, φb is the Schottky barrier height of the metal-semiconductor 
junction, and η is the ideality factor which represents the extent of non-ideality of the 




















Figure 3.10: (a) I-V characteristics of FIB-deposited Pt-GaN Schottky diode (b) semi-log 
plot of I vs. V of the diode. 
 
Using Eqs. 3.2 and 3.3 and the plot in Fig. 3.10 (b), the ideality factor η and the 
















































reminiscent of the fact that these diodes are non-ideal probably due to the ion damage 
occurring during FIB deposition at the surface of these nanowires.  
 The detrimental effects of the ion damage on the electrical properties (increase 
in leakage current and reduction in reverse breakdown voltage) of Schottky diodes 
fabricated on epitaxial nitrides has been already demonstrated [56]. Thus we believe 
that the ion damage and the excess Ga+ implantation during Pt deposition resulted in 
higher leakage current and lower barrier height of these diodes. Mechanism of Ga 
implantation damage will be investigated in later section. 
Metal-oxide-semiconductor FET (MOSFET) type transistor action from these 
nanowires has been achieved by depositing Al metal on the backside of the Si 












Figure 3.11: IDS versus. VDS as a function of the gate voltage (VG) applied to the Si backgate. 
























NW Diameter = 70 nm 
NW Length = 50 µm 
tox = 1600 Angstrom 
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Figure 3.11 is plot of the source-drain current (IDS) vs. source-drain voltage (VDS) as a 
function of different gate voltages for a single GaN nanowire (diameter 70 nm, length 
50 µm). It can be clearly seen that the device exhibits an n-type depletion mode 
behavior, which is due to the unintentional n-type background concentration (more on 
this will be discussed in chapter 6). Normalized transconductance was calculated to 
be around 10ms/mm with mobility in the range of 20 cm2 V-1 s-1. The mobility is low 
compared to the bulk mobility of GaN, which is expected due to the disordered nature 














Figure 3.12:  (a) SEM image of a FIB deposited Pt line on GaN showing the volume 
swelling underneath the contact region. (b) High resolution SEM scan showing the swelling 





 Careful investigation of the FIB Pt-GaN nanowire contact areas under SEM 
revealed an interesting feature. From Fig.3.12 (a)-(b), noticeable swelling of the 
nanowire underneath the FIB-deposited Pt contact can be clearly seen. Although 
similar nanowire swelling underneath the FIB deposited contacts was observed in 
other experiments [57], [58], the reasons for this effect has not yet been discussed. 
The study on Ga+ self-implanted GaN nanowires [59] has revealed the formation of 
“nanoblisters” and volume expansion of the nanowires after Ga+ ion irradiation of the 
nanowires. Volume swelling and lattice damage of the GaN nanowires observed in 
the study was correlated to the large scale disintegration of Ga from the lattice and 
partially accumulation inside the nanoblisters.  
 In order to gain a better understanding of the interactions of Ga+ ion with GaN 
nanowires, we conducted simulation of the implantation of Ga+ ions into the 
nanowires using Monte Carlo based STRIM® code (Fig. 3.13). Simulations showed 
that for implantation of 30 KeV Ga+ ions into GaN, the nuclear energy loss 
mechanism is the dominant one with nuclear stopping power about 1.96 KeV nm-1 
which was an order of magnitude higher than the electron stopping power. The 
projected range for 30 KeV Ga+ was about 15 nm, which indicates that most of 
kinetic energy of these ions is transferred to the GaN nanowire lattice (Fig. 3.13). 
This could lead to a significant rise in temperature of the nanowire. The heat 
generation in the nanowire during the FIB induced Pt deposition could also contribute 
to the structural deformation observed in the nanowires. A simplified quantitative 
calculation has been performed to calculate the temperature rise of the nanowire 
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during Pt deposition, using the amount of charge needed to deposit the small area of 











 Figure 3.13: Implantation profile for 30 KeV Ga+ ions in GaN.  
 
Assuming very fast scan rate and negligible loss of energy of the Ga+ ions during 
decomposition of the precursor, we calculated the total charge needed to deposit the 
small section of Pt line immediately over the nanowire (0.2 µm2). The energy 
associated with that amount of charge was 1.485 × 10-6 J, which according to the 
calculations could lead to a temperature rise of about 400 °C in the nanowire. 
Although this temperature rise is not significant, it could lead to the partial 
decomposition and melting of GaN nanowire, which is partially damaged due to Ga+ 
ion implantation.  In order to reveal the true nature of the effect of volume swelling of 
the nanowires, we conducted a parallel experiment and deposited Pt contacts to 


























induced deposited Pt contacts (0.8 µm × 0.8 µm) to the nanowire. The electron beam 
energy was 10 keV, with 200 µA current aperture during the deposition. Close 
inspection revealed that there occurred a very similar swelling of the nanowire 
underneath Pt contacts deposited by electron beam. Although, small volume swelling 
is reported in electron-irradiated SiC due to the displacement of C and agglomeration 
of Si in the interstitial or antisite defect sites [60], but the energy used in that study 
was 1 MeV.  It is unlikely that the electrons with 10 keV energy are capable of 









Figure 3.14: Electron beam induced deposited Pt contact to GaN nanowire. Swelling of the 
nanowire at the ends of the contacts is indicated by white broken circles. 
 
 
It is most likely that the heat generated by the focused Ga+ beam during deposition 
was the main cause of the swelling of the nanowires underneath the contact area. 
Further studies are to be performed to determine the nature of the interaction of ions 
with these nanowires. 
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Chapter 4: Electric Field Assisted Alignment of Nanowires  
Results of individual GaN nanowire devices reported so far [47], [61], [62], utilize 
fabrication processes, which require individual nanowire manipulation and 
registration to form metal contacts. These processes often involve time consuming 
serial techniques like electron beam lithography, scanning probe techniques, and 
atomic force microscope manipulation. Such techniques are unsuitable for large-scale 
batch fabrication. To this date, assembly of nanowires without individual registration 
has been attempted mainly using electric field assisted aligning [63], chemical 
patterning, or microfluidic aligning [41]. Although simple assemblies have been 
obtained using these techniques, so far the most complex hierarchical nanowire 
network has been assembled utilizing the Langmuir-Blodgett (LB) technique [64]. 
Even though LB technique is quite successful in creating dense networks of 
nanowires with repeatability and significant yield, it requires addition of surfactants 
to the nanowire suspension and complex compression procedures for the monolayer 
formations. This makes LB process incompatible with the CMOS processing 
technology. 
This chapter focuses on the assembly of the nanowires and methods of realizing 
reliable nanowire device structures without the use of serial fabrication techniques 
such as e-beam lithography, focused ion beam techniques, atomic force microscope 
manipulation etc. In order for any assembling technique to be effective and 
successful, it should address following issues: 
1. Large-scale simultaneous placement of nanowires 
2. Positioning nanowire at the pre-determined patterns without individual nanowire 
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registration and manipulation 
3. Reliable, reproducible and compatible with Si processing technology. 
In this chapter we will discuss electric field assisted alignment technique, which 
is termed as dielectrophoresis. We will look into the theoretical understanding of the 
electric field assisted alignment process by developing a simple model describing the 
alignment of gallium nitride nanowires suspended in a solvent. The variation in the 
dielectrophoretic force experienced by the nanowire in different dispersing solvents 
has been calculated. Using commercial software packages, we have investigated 
different alignment pad designs, and implemented them in the assembly. We will also 
discuss the experimental setup used to perform dielectrophoresis and results.  
4.1 Dielectrophoresis – Theoretical Background 
A neutral particle placed in a non-uniform electric field experiences a force due to the 
interaction of the induced dipole moment with the divergent electric field. This force 
is called the dielectrophoretic (DEP) force, and the translational motion of the neutral 
particle caused by this force is termed as dielectrophoresis [65]. Aligning or 
manipulating particles using the dielectrophoretic force relies on the difference in the 
polarizability of the particle and the medium used for suspending the particles. 
Generally the suspending medium is an organic solvent such as isopropanol (IPA), 
ethanol, acetone etc. The force experienced by a neutral particle in such a solution 
due to the non uniform electric field is given by the relationship (bold faced letters 
indicate vector quantities) 
)(t)(t).((t)DEP EpF ∇=        (4.1) 
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where FDEP(t) is the time dependent dielectrophoretic force experienced by the 
particle, p being the induced dielectric moment vector, and E(t) is the time varying 
applied electric field. The dipole moment vector, for the simple case where the body 
is isotropically, linearly, and homogenously polarizable, depends on the applied 
electric field as such 
)t()t( Ep αV=        (4.2) 
where α is the polarizability tensor for the particle and V being total volume of the 
particle. It can be shown that the time averaged DEP force is given by the equation 
[67], [68] 
2
DEP ||}Re{ rmsfm k EF ∇Γ= ε                               (4.3) 
where Γ is the particle geometrical factor, Re{kf} is the real part of the Clausius-
Mossotti factor which depends on the shape of the particle, εm is the real part of the 
complex permitivity of the medium, and Erms is the root mean square value of the 
electrical field. The complex permitivity is given by 
      
ω
σεε i−=∗ .     (4.4) 
The ε is the real permitivity, σ is the conductivity, and ω is the angular frequency of 
the applied electric field. For a cylindrical particle with length l and radius r where l 
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where ε*p and ε*m are the complex permitivities of the particle and the medium 
respectively.  
Figure 4.1 schematically explains the working principle of the dielectrophoretic 
alignment of the nanowires. In order for dielectrophoresis to work the nanowires has 
to be suspended in a solvent.  This is usually done by sonicating the growth matrix in 










Figure 4.1: Schematic representation of dielectrophoretic alignment of nanowires using a 
solvent medium. 
 
 The energy from the ultrasound breaks the nanowires from the growth matrix 
and releases them into the solvent. Due to their minuscule weight (~ 10-15 kg), their 
settling times are large, hence a suspension of nanowires is formed. A pre-patterned 
substrate, in this case SiO2 coated Si substrate, is used with metal pads formed by 
lithography on the surface. When the nanowire suspension is dispersed on a sample 
with voltage applied between two metal pads, the divergent electric field interacts 
with the induced electric dipole moment of the nanowire. The DEP force experienced 
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by the nanowire is normal to the sample surface. In case of a positive 
dielectrophoretic force (determined by the difference in the dielectric permittivities of 
the nanowire and the dispersing solvent), the nanowires will bridge the pads with 
complete evaporation of the solvent.  
 
4.2 Designing the Assembly Process 
The factors that determine the effectiveness, and subsequently the yield of the 
alignment process are: 
a) Frequency of the applied voltage 
b) Solvent used for dispersion of the nanowires 
c) Diameter and length of the nanowire 
d) Presence of microplatelets (from the matrix layer) 
e) Alignment electrode design including geometry and thickness 
f) Amplitude of the applied voltage and configuration time 
In order to reproducibly align the nanowire it is important to determine the optimum 
alignment conditions (above listed factors) using a theoretical approach rather than 
trial and error method. Following sections describe the analytical calculations and 
software simulations performed to achieve a high-yield alignment process.  
4.2.1 Numerical Calculations – Solvent and Frequency Choice 
In order to estimate the effect of different solvent and frequency we have to model the 
physical situation by assuming that the nanowires are perfectly cylindrical particles 
(with l >> 2r). Using Eqs. 4.3-4.5 and Eq. 4.6, the relative DEP forces experienced by 
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a GaN nanowire in the presence of different dispersing media can now be calculated. 











= .             (4.7) 
Fig. 4.2 shows the relative dielectrophoretic force variations for a 100 nm radius and 
50 µm long nanowire in water, isopropanol, ethanol, and benzene respectively as a 
function of the bias frequency. Table 4.1 lists all the parameters used for calculating 













Figure 4.2: Calculated DEP force experience by a nanowire (100 nm diameter and 50 µm in 
length) in different dispersing medium as a function of the alignment voltage. The drop in the 
DEP force for different solvents starts around 1 KHz. 
 
Frequency (Hz)
Fig. 12. Calculated DEP force experienced by a nanowire 
(100 nm diameter and 50 µm in length) in different 




























For simplifying the calculations the plot is for unit ∇ |Erms|2. The conductivity of the 
GaN nanowires used for the calculations was 2.0 ×104 Ω-1 m-1, as obtained in chapter 
2. The relative dielectric permittivity for GaN used for the calculation was 9.7.  
 
Table 4.1.  Physical parameters used for the calculation of DEP forces for a nanowire 







     
             * εo denotes the dielectric constant of vacuum = 8.854 × 10-12 F.m-1 
 
From the Fig. 4.2 it is clear that at low frequencies, between 1 Hz and 1 kHz, the DEP 
force is constant with the frequency for different dispersions. From Eq. 4.7 it can be 
seen that at low frequencies the DEP force is determined by the difference in the 
conductivities of the particle and the dispersing medium, whereas at high frequencies 
the DEP force is proportional to the difference in their permittivities. Water, although 
having the largest DEP force factors out of the four dispersing medium, is not a good 
choice for DEP alignment, as maintaining high resistivity and low ionic conduction is 
challenging for water. Benzene appears  to be a resonable alternative to water with its 





εm /εo *   
Conductivity 
σ (S.m-1) 
Water 80.0 7.6 × 10-6 
Methanol 32.9 4.4 × 10-5 
Isopropanol 18.6 6.0 × 10-5 
Benzene 2.3 4.0 × 10-7 
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dispersing medium experiences a roll off associated with the dielectric relaxation of 
the medium and the particle. The calculated maximum frequency of alignment (about 
1 kHz) as obtained from the graph agrees well with the experimentally observed 
yields. 
Fig. 4.3 is a plot showing the DEP forces experienced by nanowires in IPA as a 
function of the diameter of the nanowire for different lengths of the nanowires.The 













Figure 4.3: Calculated DEP force variation as a function of nanowire diameter and length. 
The alignment frequency is set to 1 KHz and the dispersing medium is IPA. 
 
 It is clear that the thicker nanowires experience larger DEP force than the 
thinner nanowires. Also there is about one order of magnitude increase of the DEP 
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variation in DEP forces experienced by nanowires of different dimensions can be 
utilized for selective alignment of nanowires. In chapter 2 the distribution of the 
nanowire diameters in the growth matrix was discussed. A qualitative yield parameter 
Y (yield as a function of nanowire diameter) can be obtained as: Y(d) = f(d) × FDEP 
(d), where f(d) and FDEP(d) represents the diameter distribution and the DEP force 
factor. This factor serves as an indicator of the nature of nanowire devices that can be 
expected from the assembly process (Fig. 4.4). The normalized yield factor tells us 
















 For comparison purposes the nanowire diameter distribution in the growth 





































Figure 4.5: Diameter distribution of nanowires as observed in the growth matrix. 
 
 One major problem associated with DEP alignment of GaN nanowire is the 
presence of GaN microparticles. The growth product used for assembling is a dense 
network of GaN nanowires emerging from a thin layer of randomly oriented GaN 
microplatelets, which is sonicated in a solvent to form a nanowire suspension. 
Unfortunately the sonication process also releases the microparticles into the 
suspension. Thus the suspension used for dispersion contains both the nanowires and 
the GaN microplatelets or fragments, as seen in Fig 4.6. The microplatelets  are GaN 
crystallites with diameters ranging from 2 µm to 20 µm possessing the similar 
materials properties. These microparticles also experiences the DEP force hence 
movement towards the aligning pad. These particles make the photoresist coatings for 
lithography non-uniform. They can also form parasitic pathways for conduction. It is 
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the alignment field. We have calculated the DEP forces experienced by these GaN 













For a cylindrical particle (r radius) 








=                                    (4.8)       
    32 rπ=Γ                                                    (4.9) 
Using Eqs. 4.8 - 4.9 the real part of the Clausius-Mossotti factor for a spherical 





























Fig. 4.7  is the plot of the variations of the DEP force experienced by a nanowire (100 
nm diameter and 50 µm length) and a spherical GaN fragment (2 µm diameter) in 













Figure 4.7: Calculated DEP force experience by a nanowire (100 nm diameter and 50 µm in 
length) and a spherical fragment (2 µm diameter) in IPA with alignment frequency at 1 KHz. 
 
 
It is interesting to note that in the low frequency range, a perfectly spherical particle 
experiences negligible DEP force compared to a nanowire. Due to their large 
conductances, the spherical GaN microfragments do not exhibit significant variations 
in DEP force with the frequency. This factor might be beneficial in selective 
alignment of nanowires over the fragments. We have not investigated the effects of 
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although Fig. 4.8 shows a plot of the DEP force experienced by spherical particles of 












Figure 4.8: Variations of the DEP force experienced by spherical GaN microfragments in 
IPA as a function of their diameters, with alignment frequency set to 1 KHz. 
 
 
From the plot it is clear that the larger size fragments (15 µm) experience DEP forces 
comparable to those experienced by the nanowires. Although these simplified 
calculations show that the GaN fragments are less attracted by the alignment field, in 
experiments it is found that after alignment the nanowires had these fragments 
attached to them. We believe this is due to the fact that the nanowires, when bridged 
between two alignment pads have a strong radial electric field surrounding them. Due 
to their small diameters, the electric field gradient normal to the surface of the 
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nanowires is quite large and is capable of attracting these fragments on to the 
nanowire surface.  
4.2.2 Alignment electrode design – Electrostatic Simulations 
Alignment electrode geometry determines the how efficiently nanowires can be 
trapped in a pattern. This electrode geometry has also to be compatible with the type 
of device, which is going to be realized from the nanowires. Two important aspects of 
the alignment electrode design are a) the height of the electrode, and b) the shape of 
the electrode. Fig. 4.9 illustrates the necessity of optimum electrode design. 
Alignment electrode with large height has higher capture area associated with it but 










Figure 4.9: (a) Bending of the nanowire across the edge of the electrode. (b) Large area 
patterns versus small area patterns. 
 
Large area electrodes also has higher capture probability but at the cost of large fringe 
fields which can attract debris and more than one nanowire. This degrades the 
Stress point
Larger capture area 
Smaller capture area 




precision of the alignment. Commercial electrostatic simulation package Maxwell® is 
used to estimate the effectiveness of various alignment electrode designs. Two 
different electrode designs (Fig. 4.10) have been studied. In the first design [design 1, 
Fig.4.10 (a)], the electrodes are interdigitated with the capture area in the middle (20 
µm × 80 µm). In the second design [design 2, Fig.4.10 (b)], the electrodes were 
facing each other directly. The red area is the SiO2, while the green represents the 






















Figure 4.10: (a) Electrode design 1. (b) Electrode design 2. 
 
The contour plot of electric field strength in V/m is shown in the x-y plane for the 
design 1 in Fig. 4.11. This plot is generated with -10 V and +10 V bias applied to the 
80 µm 







upper and lower electrode respectively. Field strength as high as 1 × 106 V/m is seen 
to appear in the middle of the capture area. Although the field strength is quite 
uniform inside the capture area, the extent of the fringe fields on the side of pattern 
(as shown by arrows in the Fig. 4.11) is highly undesirable. It will be shown in the 
result section that these fringe field regions result in nanowire capture along the edges 













Figure 4.11: Electric field intensity for design 1 on the substrate plane (x-y plane) for +10 V 
and -10V connected to top and bottom electrode respectively. 
 
For the second design (design 2) the contour plot of electric field strength (Fig. 4.12) 
shows major improvement (for +10 V and -10V connected to the top and bottom 
Fringe fields 
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electrode). The high field region is concentrated in the middle thus resulting in 














Figure 4.12: Electric field intensity for design 2 on the substrate plane (x-y plane) for +10 V 
and -10V connected to top and bottom electrode respectively. (inset) Field intensity in the 
region marked by the black box. 
 
 Although this design produces better defined capture area, the field strength 
inside the capture area is not uniform as seen on the magnified plot of the center of 
the pattern (inset of Fig. 4.12). Also corner high field regions are present (red circles 
in the Fig. 4.12), which will produce non-uniform field gradients capable of attracting 
nanowires. It has to be noted that these plots represents the field strength for a pattern 




the nanowire to experience only downward DEP, the gradient along the x-y plane 
should be minimal in the capture area. In order to achieve more uniform field 
gradients an improved design with beveled edges on the alignment electrode is 







Figure 4.13: (a) Improved electrode design with beveled edges. (b) Dimensions and angles of 
the edge. 
      
The contour plot of the filed strength for the improved design is shown in Fig. 4.14. It 
is clear from the plot that the high field regions around the corners of the big pad 
areas do not exists. Also the electric field inside the capture area is much more 
uniform than the earlier design (inset of Fig. 4.14). The uniformity of the field is 
demonstrated by the 1-D line plot of the field strength (Fig. 4.15) along a line running 
parallel to the length of the electrodes (denoted by the dotted black lines in the insets 
of Fig. 4.12 and Fig. 4.14). For the angled edge design the field strength gradually 
changes where as for the straight edge design the field strength sharply decays as we 
move away from the straight edges and attains a minimum value for majority of the 


















Figure 4.14: Electric field intensity for beveled edge design. (inset) Field intensity in the 
region marked by the black box. 
 
 











   Figure 4.15: 1D plot of electric field intensity for straight edge and beveled edge design. 
 


























In the result section we will demonstrate the effectiveness of the beveled edge design.  
After the layout of the electrode is optimized, attempt was made to optimize the 
thickness of the electrodes. As shown before (Fig. 4.9) thicker electrodes will cause 
unwanted stress in the nanowire devices. In order to estimate the optimum thickness 
of the electrode we simulated the electric field configuration in space (z direction) 





              
        Figure 4.16: Electrode geometry for field intensity calculation in z direction. 
 
The plot of the magnitude of the z component of the DEP force for two different 
metal pad thicknesses is shown in Fig. 4.17. It is clear that there is no significant 
difference between |FDEP(z)| for the 160 nm thick and 60 nm thick metal pads. 
Increasing the pad thickness to 2 µm increased the DEP force marginally. Thick 
metal pads are disadvantageous as unwanted stress is developed due to bending of the 
nanowires at the contact edges. On the other hand very thin metal films (less than 10 
nm) are not mechanically stable under the probe pressure. Ideal design would include 
the alignment pad deposition and then planarizing the surface with a thin layer of 
























Figure 4.17: Electric field intensity as a function of the metal pad thickness in the z direction 
for 20 V bias applied between the pads as shown in the inset. 
 
4.2.3 Configuration time 
The time that it takes for a nanowire in the dispersion to be aligned by the DEP force 
field and finally settle down on the pattern is the configuration time for the process. 
Estimating this time is important as this gives an indication about the effectiveness of 
the process parameters. In order to do that one has to consider the different kinds of 
forces acting on the nanowire in the suspension and derive and equation of motion for 
the nanowire under the DEP force. It is intuitive that the nanowire will attain a 
terminal velocity under the DEP force. Determining this velocity will enable us to 
determine the configuration time. In the Fig the important forces acting on a nanowire 
dispersed in solvent are shown. This will be used to derive the equation of motion for 

















the nanowire. The force due to gravity Fg estimated for a GaN nanowire (100 nm 
diameter and 25 µm length) is approximately 10-15 N. The DEP force for the same 
wire is about 10-5 N. Hence one can safely neglect the force due to gravity. For DEP 
force to be effective it must dominate over the random thermal motion of the particle, 
which can be treated as a random force whose maximum value is given roughly by 
[68]: 
     V/TkF Bt =                                       (4.11) 
where kB is the Boltzmann constant, T the absolute temperature, and V the particle 
volume. Considering the same nanowire with 100 nm diameter and 25 µm length, the 
thermal voltage Ft at 300 K is in the order to 10-15 N. Therefore the only two 







Figure 4.18: Dominant forces acting on a nanowire floating in a suspension, with electric 
field applied to the alignment pads. 
 
 
The equation of motion for the nanowire considering the fluid at rest is                               
               vDEP FFdt
dvm −=                                     (4.12) 
 
 




where m and v are the particle mass and velocity respectively. The frictional force is 
opposite to the DEP force and is usually given by relationship bvFv = , where b is the 
friction factor. Solving this first order linear different equation we get the velocity  















Fv DEP                           (4.13) 
The terminal velocity vT is then given by  
                                             
b
Fv DEPT =                                                             (4.14) 
Assuming the nanowire to be prolate ellipsoid the friction factor b is given by  
                                               
)r/L2ln(
L6b πη=                                                    (4.15) 
where η is the fluid viscosity and L is the length of the nanowire. For a nanowire (100 
nm diameter and 25 µm length) dispersed in isopropanol (η = 1.77 × 10-3 Pa s) the 
terminal velocity is about 0.1 m s-1. If we assume that we use 10 µL of isopropanol 
and using experimentally observed size of the drop on the surface (2 mm radius), we 
can calculate the maximum height of the nanowire in the solution which is about 800 
µm. So the reconfiguration time is about 8 ms considering FDEP about 1 × 10-6 N. 
This gives us an estimate of the time during which we have to apply the bias. 
Generally the alignment process can be monitored by the monitoring the ac current by 
an oscilloscope through the circuit as will be discussed in the next section. 
4.3 Experimental Techniques for Dielectrophoretic Alignment  
The growth matrix as collected from the growth chamber is sonicated in a solvent 
(isopropanol) using short ultrasound pulses to create a suspension of nanowires. Two 
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different types of substrates were used to implement the assembly process: SiO2 (600 
nm, thermal oxide) coated Si substrates (n++, ρ = 0.02 Ω cm, Silicon Quest 
International®) and (0001) oriented sapphire substrates. The substrates were cut into 
10 mm × 10 mm pieces and were cleaned using standard cleaning procedure. 
Photolithography was carried out, followed by metal deposition and liftoff to form the 
alignment pads. After formation of the metal pads, the samples were coated with 
hexamethyldisilazane (HMDS) before dispersing the nanowires. HMDS forms a 
monolayer making the SiO2 surface hydrophilic. This step ensures that the nanowires 
adhere to the oxide surface and not move during subsequent processing. The 
nanowires are dispersed on the sample using Hamilton® microliter syringes. Usually 
10 µL of the dispensing solution was used for the alignment. The electric field 
alignment was performed in a regular probe station with 7 µm diameter W probes and 
the solution dispensing syringe needle is placed right over the pad area. The ac bias is 
applied using a Stanford Research Systems® DS360 ultra low distortion function 
generator. A 1 MΩ resistor is connected in series with the bias generator. This resistor 
serves two purposes, first it prevents large current flow through the nanowire once it 
bridges the gap, and second it enables us to monitor the capture process in real time 
without having to look through a microscope. An oscilloscope connected across the 
resistor would indicate the capture as it would be associated with a voltage drop 
across the resistor. The schematic of the dieletrophoretic alignment steps and setup is 



















Figure 4.19: (a) Growth matrix, nanowires and the micro-platelets, (b) formation of the 
suspension through sonication, (c) dispersing the solvent, and (d) setup for DEP alignment. 
 
 
 These pads not only serve as alignment electrodes but the also act as bottom 
contacts for the nanowires. So it is necessary to select a metal scheme, which is 
suitable for making Ohmic contacts to the nanowire material system. Forming Ohmic 
contacts to nitrides require annealing at temperatures as high as 750 °C. For n type 
GaN, Ti/Al/Ti/Au metal scheme has been proven to be low resistance and extremely 
reliable [44]. For the purpose of forming the bottom contact, Au is intentionally 
Ultrasound 
Matrix with nanowires 








avoided from the metal stack, as otherwise the nanowire will be in direct contact with 
Au after bridging the alignment pads. Annealing the pads for Ohmic contact 
formation will form Au-GaN reaction products, which are proven to be detrimental to 
the contact properties [45] Having both the bottom and top contacts for the nanowire 
devices not only ensures reliable device structures, but also enables us to estimate the 
material and contact properties more accurately [54]. 
 
4.4 Results of Dielectrophoretic Alignment 
One of the two different geometries used for the alignment is shown in Fig 4.20. The 
first pattern is a simple interdigitated electrode array with large capture area as shown 
in design 1 [Fig. 10 (a)]. This was used to experimentally test the effectiveness of the 
DEP process. The spacings between the electrodes are 30, 28, 26, 24, 22, 20, 18, 16, 




































Figure 4.21: FESEM images of GaN nanowires aligned on Ti/Al/Ti pads using DEP force (a) 
nanowires aligned using 1 KHz 20 volt peak-to-peak ac signal (b) Magnified image of the 





Fig. 4.21 is the FESEM scan of aligned nanowires utilizing 1 KHz, 20 volts peak-to-
peak ac signal applied between the adjacent pads. The best possible alignment is 
obtained utilizing 1 KHz alignment frequency. As predicted by electrostatic 
simulation (Fig. 4.11) the fringe fields are strong enough to capture nanowires (shown 
by the red broken box in Fig. 4.21 (a) with a nanowire within the box). Although 
devices have been successfully realized using this pattern, a better design 
implementing the beveled edges as shown in Fig. 4.2 is realized. Figure 4.22 shows 
the optical image of the beveled edge alignment pads. Variations of this configuration 







Figure 4.22: (a) Optical microscope image showing basic structure of the design 2, (b) 
Magnified image of the area surrounded in (a) with the red box, the beveled edges can be 
clearly seen. 
 
The alignment results are significantly improved with this new design. As the capture 
area is smaller more precise alignment (where only one or at most two wires are 
present) is obtained (Fig. 4.23). As the electrostatic simulations predicted that the 
fringing fields are minimal in this design (see Fig. 4.14) we do not generally observed 
nanowires outside the designed capture area. 
 


















Figure 4.23: (a) Optical microscope image showing two nanowires captured with 12 V peak 
to peak ac bias (1 kHz frequency) (b) High magnification of the image in (a). 
 
The variations of the basic designs are shown in Fig. 4.24. The circular alignment 
electrode design shown in Fig. 4.24 (b) is useful for top-gate FET transistors as will 
be shown in the next chapter. The array design is desirable if we want to realize 
sensing architectures with multiple nanowires aligned in parallel in a array fashion to 

























Figure 4.24: (a) Optical microscope image of modified pattern for design 2, (b) circular 
electrode design, and (c) and array geometry. 
 
The mask layout combining the new design is for a full two inch wafer (Fig. 4.25). 
So, ideally one can perform the alignment over the entire wafer all at once. The array 
patterns are connected by a bus line which carries the bias from the outer pads to the 
patterns inside the wafer. 






















Figure 4.25: (a) Optical microscope image of full 2 inch sapphire wafer with alignment 
electrodes, (b) four-terminal structures, (c) bus lines carrying connecting the bias pads with 
the array patterns, and (d) pattern for realizing logic gates. 
 
The alignment of nanowires using an array pattern in a probe station is shown in Fig. 
4.26, where two nanowires are clearly seen captured by the alignment process. This 
type of structure is especially suitable when we are trying to get multiple nanowires 







nanowires in the suspension and the field strength determines the capture efficiencies 











Figure 4.26: Optical microscope image of nanowires after alignment in a array pattern, the 
nanowires are seen inside the black circle and the tips of the probes on two sides are also 
visible. 
 
 This present design is clearly superior as it allows for better control and 
accuracy for placement of the nanowires. The control and accuracy is clearly 
demonstrated in Fig. 4.27 (a) and (b). Using optimized process parameters we were 
able to discriminate the placement of nanowires within 100 µm.  
 This process is highly reproducible. The yield of this process with the new 














Figure 4.27: (a) FESEM image of two nanowires captured on two adjacent patterns by 
applying the same bias to both, (b) FESEM image of nanowire on aligned one pattern, the 
adjacent pattern was not biased. This clearly demonstrates the effectiveness of the present 
design in controlled placement of the nanowires. The bias and frequency of the applied 













Figure 4.28: Plot of experimental yield of alignment as a function of applied bias frequency. 
The voltage is kept constant at 20 V peak to peak, and the electrode separation is 20 µm. 
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The plot shows that at low frequencies the yield is often low as strong dc field are 
cause various unwanted effects like electrophoresis, convection flow due to localized 
heating, which adverse effect the alignment yield. The yield reaches maximum at 1 
kHz frequency and decreases with increasing frequency as expected from plot. The 
yield is also a complex function of the voltage of the applied bias. Strong field are 
capable of attracting more than one nanowire thus increases the yield but decreases 
the alignment precision. Strong fields would also attract the microfragments. The 
density of the nanowires in the dispersion solution affects the alignment yield and 
presence of microfragments on the substrate. Thus alignment process is complex 













Figure 4.29: Plot of experimental yield of alignment as a function of nanowire diameter. The 
voltage is kept constant at 20 V peak-to-peak, the electrode separation is 20 µm, and the 


















The experimental plot of the alignment yield as a function of nanowire diameter (Fig. 
4.29) shows qualitative argument with the yield factor prediction (see Fig. 4.4). This 



















Figure 4.30: Schematic representation of advanced DEP technique where a micro-fluidic 
channel carrying nanowire suspension is placed right over the alignment electrodes. 
 
 
 Improving the alignment precision and yield would require tighter control of the 
nanowire dimensions and also implementing various techniques to control the 
movement of the nanowires due to random fluid movements. Placing a microfluidic 
channel carrying the nanowire suspension over the alignment electrode (as shown in 
Fig. 4.30) would improve the yield and accuracy of the DEP process by minimizing 
unwanted fluid movements. 
Microfluidic channel 
carrying the nanowire 
suspension 
Electrodes 
Steady nanowire suspension flow through the channel 
Nanowire 
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Chapter 5: Fabrication of Nanowire Devices and Process 
Optimization 
5.1 General Fabrication Scheme  
The key issues in successfully realizing nanowire devices are yield and 
reproducibility. All of the earlier papers reporting nanowire FETs used e-beam 
lithography, FIB techniques, or AFM manipulation. In order to develop rapid 
prototype device structures, a general fabrication technique is needed with desired 
characteristics such as:  
(a) batch fabrication 
(b) Si microfabrication technology compatible 
(c) suitable for any nanowire material system 
(d) suitable for any type substrate 
We have developed a fabrication technique which poses all the above mentioned 
characteristics. The schematic of the fabrication sequence is presented in the Fig 5.1. 
It starts with nanowires assembled on Ti/Al/Ti alignment electrodes. After the 
alignment is complete, the sample is cleaned using oxygen plasma (25 % 02 in Argon, 
20 mTorr, 50 W, 1 min) to remove the organic residue left after evaporation of the 
solvent. The sample is then annealed using a rapid thermal annealer at 500 °C for 30 
sec in ultra high purity argon (1st step anneal). This annealing step ensures that the 
contacts between the nanowires and the alignment pads are mechanically stable. 
Using plasma enhanced chemical vapor deposition (PECVD) technique, 30 nm-50 
nm of SiO2 is deposited on the sample with the substrate temperature kept at 300 °C. 
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After the oxide deposition, a second photolithography was performed to align the 



















Figure 5.1: Schematic representation of the complete fabrication process flow for realizing 

























* Not drawn to scale  
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Etching the oxide through the photoresist mask in buffered HF etching solution is 
performed to open the windows on the SiO2 right over the preexisting alignment 
metal pads. A metal deposition was followed with a liftoff in acetone. The deposition 
sequence is Ti/Al/Ti/Au (300 Å/ 1000 Å / 300 Å/ 300 Å) with Au being the topmost 
layer. The sample is then annealed is UHP Ar at 500 °C to 750 °C for 30 s (2nd step 
anneal). Figure 5.2 is a SEM image of a complete nanowire devices fabricated 
utilizing the above mentioned process. In Fig. 5.3 a nanowire is seen in between the 










 Figure 5.2: SEM image of complete nanowire device with source and drain contacts. 
 
This process results in the robust nanowire device structures, which are embedded in 
a protective PECVD SiO2 layer. This oxide can be removed for specific device 
applications like sensor arrays or detectors etc. Without the oxide coating, some 










Figure 5.3: SEM image showing a nanowire with both top contact and bottom alignment 
electrode. 
 
The yield of the nanowire devices with the PECVD oxide coating was close to 80 
percent. Variations of this fabrication process results in different device types. For a 
top gate transistor, we could use the passivation layer as the gate dielectric and 
deposit a metal gate in between the two Ohmic contacts.  
5.2 Process Optimization 
The general fabrication sequence described above involved various steps which 
needed to be optimized for the GaN nanowires. Below we describe the optimization 
procedure that was done to increase the yield of the fabrication procedure. 
5.2.1 Choice of Substrate 
Although any substrate can be used for the alignment purpose, subsequent annealing 
step and the type of application determines the choice of substrates. It was revealed 
that using thick Si substrates with SiO2 resulted in the largest yield. Sapphire 
substrates had equal device yields before annealing, but after the annealing step, 50% 
4 µm
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of the operating devices failed. This could be explained by looking at the linear 
thermal expansion coefficients (αT) of different materials presented in table 5.1.  
 Table 5.1: Linear thermal expansion coefficients of different materials. 
 Material Liner thermal expansion coefficient αT (K-1) 
GaN 5.59 × 10-6 (along a-axis) 
Si 2.5 × 10-6 
SiO2 0.5  × 10-6 
Al2O3 0.03 × 10-6 
 
 
The strain generated in film on a substrate due to change in the temperature is roughly 
given by the relationship:  
                                               )T)(( sTfTf ∆ααε −=                                           (5.1) 
where εf is the strain developed in the film, αfT and αsT are film and substrate liner 
thermal expansion coefficients, and ∆T being the temperature change. Let us consider 
the thermal annealing step at 500 °C. Hence the strain developed in a GaN nanowire 
(εnw) on a sapphire substrate due to the thermal annealing (∆T ≈ 473 K) is about 2.6 × 
10-3. As the nanowires are one-dimensional structures, this would result in a uni-axial 
stress, which is given by: 
                                                σnw = YGaN × εnw                                                                    (5.2) 
where σnw is the uni-axial stress, YGaN the young’s modulus for GaN (181 GPa). 
Using Eq. 5.1 and 5.2 we calculated the stress in the nanowire resulting from the 
annealing step, which is approximately 476 MPa. The yield stress for GaN thin films 
are approximately 100 MPa – 200 MPa [69]. The stress generated due to annealing is 
much higher than the yield stress for GaN. Hence it is not surprising that the nanowire 
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devices could suffer fracture due to the thermal stress developed during annealing as 















Figure 5.4: FESEM image of the nanowire with end contacts after annealing of the 2nd metal 
stack. The break in the nanowire is clearly visible, which is probably caused by the thermal 
stress during annealing. This nanowire is aligned on a sapphire substrate with no PECVD 
protective oxide coating. 
 
 
For Si substrate the stress generated in the nanowire for the same annealing 
temperature is about 260 MPa, which is about half of the stress generated for a 
sapphire substrate. Stress level during annealing is still present for the case of Si 
substrate, which could be reduced by changing the annealing rate. 
 Also, for the temperature dependent device characteristics measurements, using 
Si substrates was more effective as the nanowire devices stabilized to the substrate 
temperatures faster than the sapphire substrate. 
5.2.2 Alignment Electrode Thickness 
As described in the last chapter, the thickness of the first level alignment electrodes 
does not influence the alignment force significantly, but during the process of 
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alignment thin metal layers (<10 nm) tend to peel off under the probe pressure. On 
the other hand thick metal pads create unwanted stress in the nanowire due to bending 














Figure 5.5: FESEM image of a nanowire with top and bottom contacts with a bend caused by 
the bottom electrode. 
 
 
 Accurately calculating the stress developed in the nanowire due the bending at 
the metal contact edge is difficult, but one can estimate approximately the stress in 
the nanowires by approximating the nanowire as a thin long rod and applying the 
Euler-Bernoulli beam equation [70].  The bending stress σbending in a rod which is 
cantilevered as shown in Fig. 5.6 is given by the relationship [70] 
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where M is the bending moment, y is distance from the neutral axis, and I is the 
second moment of area. For a circular rod with diameter d this is simplified as: 


















Figure 5.6: Schematic representation of a nanowire cantilevered from a contact. The 
nanowire is bent at the anchor point.  
 
In this case we are assuming that the wire is bending due to its own weight, which is 
uniform along the length of the nanowire. From the Fig. 5.5, it is easy to estimate the 
angle of the bend, and hence the bending moment for a nanowire with 200 nm 
diameter over a metal thickness of 160 nm. The bending stress estimated for a 200 nm 
diameter nanowire coated with PECVD oxide is about 2 Pa.  
Annealing might cause an increase in the stress, resulting in a fracture in the nanowire 
at the stress points. Reducing the thickness of the first level metal from 160 nm to 30 
nm increased the device yield by 20%. Also, it was revealed that the there is no 
significant variation in the device performance, when using just Ti as the first level 
metal instead of using Ti/Al/Ti. 
 
Nanowire Anchor point 
Metal contact 
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5.2.3 Metal Contact Schemes 
General metal contact schemes to semiconductors often use multilayer stacks with 
each layer satisfying a definite purpose. The first layer which is in contact with the 
semiconductor is called the contact layer, and it is often a metal which has good 
sticking coefficient to the semiconductor surface. The work function of the contact 
metal has to be matched closely with the electron affinity of the semiconductor to 
form low resistance contacts. The second metal layer with low resistivity is used to 
reduce the bulk resistance of the contact. A top metal layer, usually Au for compound 
semiconductors, which prevents the contacts from oxidation and corrosion, is 
deposited at the very end. For semiconductor-metal contacts requiring high 
temperature processing to reduce their contact resistance, a diffusion barrier layer is 
placed between the top layer (Au)  and the bulk layer to minimize diffusion (both in 
and out diffusions) between the metal layers [Fig. 5.7(a)]. 
 Titanium and aluminum based metallization schemes have been successfully 
used to form Ohmic contacts to GaN. For n-GaN Ti with a work function of 4.33 eV 
is the closest match to the electron affinity of GaN, which is about 4.1 eV. Ti 
provides good adhesion to the GaN surface, producing reliable and reproducible lift-
off.  GaN surfaces have a very high chemisorption affinity for oxygen. As a result, a 
native oxide is usually always present on the surface of GaN. This layer acts as an 
insulating barrier between the metal and the semiconductor. Ti is especially 
advantageous because Ti can reduce the GaN native surface oxide upon alloying. Ti 
has the ability to dissolve small amounts of oxygen and still remain in stable α-Ti 
phase with oxygen in solid solution with the metal. Solid phase reactions between Ti 
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and GaN forming TiN is possible since the heat of formation of TiN and GaN are 
2265 and 2110.9 kJ mol-1, respectively. During annealing N out-diffuses from the 
GaN lattice to form TiN and nitrogen vacancies are formed in the GaN without 
decomposing the crystal structure. N vacancies act as shallow donors in GaN. The 
interfacial region thus becomes heavily doped, reducing the contact resistance. The 
existence of a thin TiN layer at the interface between the metal contact and GaN has 
been observed by a transmission electron microscope as shown in Fig. 5.7(b). Al is 










Figure 5.7: (a) Schematic representation of different metal layers in a standard Ti/Al/Ti/Au 
metal contact to n-GaN, (b) Cross sectional TEM image of a Ti/Al/Ti/W/Au contact to n-
GaN, annealed at 750 °C for 30 s in rapid thermal annealed in argon. The bulk layer is Al3Ti 
which is the reaction product of the Ti/Al/TI layer. In this design an extra barrier metal (W) is 
incorporated in the standard metallization. The W layer is clearly seen to be intact after the 
annealing. This advanced metallization is capable of withstanding operating temperatures in 
excess of 400 °C [71]. 
 
 
There are few problems associated with Ti/Al based contacts: (a) out-diffusion of 
Ti/Al, (b) rough morphology, and (c) oxidation of both Ti/Al. Rough morphology of 
GaN 
   Ti 
Al
   Ti 
   W 
   Au 
 107 
Ti/Al based contacts result from melting of Al during annealing (melting point of Al 
is 660 °C). In order to minimize the oxidation of the Ti–Al alloyed contacts and out-
diffusion of the metals, a barrier layer is usually incorporated between the top Au 
layer and Ti/Al layer. In previous studies, metals such as Ni and Pt, which are 
resistant to oxidation, were placed on the top of the Ti/Al contacts to prevent the 
oxidation of the contacts during alloying. These metals are not efficient as barrier 
layers as Ti/Al still could diffuse out through these barrier layers. The present contact 
scheme uses a reactive barrier layer which is a Ti layer placed on the top of the 
standard Ti/Al layer. As a result, during high temperature annealing (750 °C), the Ti 
and Al layers are expected to undergo enhanced reactions producing TixAl-x 
intermetallic alloys. Such an alloy produces low resistance contacts. Formation of 
these intermetallic alloys are extremely beneficial, as this reduces free Al and Ti 
concentrations in the layer and these intermetallic alloys are also thermally stable. 
This results in a low resistance and extremely reliable Ohmic contact to n-GaN. Low 
specific contact resistance in the range of 3.0 × 10-6  Ω cm2 has been obtained for this 
metallization scheme. 
5.2.4 Annealing Process 
In order to reduce contact resistances of Ohmic contacts to GaN layers, a rapid 
thermal annealing step is usually employed after the metal contacts are deposited. 
This step produces the necessary reactions between the metals and the nitride to form 
a low resistive contact. Lowest specific contact resistance obtained from Ti/Al/Ti/Au 
(30nm / 100 nm / 30 nm / 30 nm) contact was 3.0×10-6 Ω cm2, after annealing at 750 
°C for 30 s in argon. In a rapid thermal annealer, the sample is placed inside a thin 
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quartz chamber with halogen lamps surrounding it. As the volume of the chamber is 
small, the rise rate is extremely high. Rise rate of 25 °C/s is usually used for thin film 
nitrides. Numbers of working nanowire devices were quite low when we used 
standard rise rate. Rapid rise in temperature during annealing generates stress in the 
nanowire devices. As these nanowires are embedded in a oxide with two ends 
anchored to the metal contacts, there should be a critical stress limit after which the 
nanowires suffer structural breakdown. As Eq. 5.1 suggests that the stress generated 
in proportional to the temperature difference, one can reduce the thermal stress by 
reduce the rise rate. A slower rise rate ensures that the substrate and the nanowire are 
given enough time to equilibrate, hence the stress levels are always kept below the 
critical limit. Table 5.2 shows the effect of rise rate on the overall device yield. 
 
Table 5.2: Rise rate for the metal contact annealing, and corresponding device yield. 





5.2.5 Passivation Techniques 
In order to deposit a passivation/encapsulation layer, it is important to select a 
deposition process that is compatible with the GaN nanowires. General chemical 
vapor deposition (CVD) techniques used for deposition of SiO2 and Si3N4 uses high 
temperatures (700 – 900 °C) to dissociate the precursor gases. GaN nanowires would 
not be able to withstand temperatures as high as that. Plasma-enhanced chemical 
vapor deposition (PECVD) is a technique commonly used in microfabrication to 
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deposit layers of insulating materials and amorphous or polycrystalline silicon. 
PECVD uses energetic electrons from the plasma to dissociate the precursor gases. 
The PECVD system uses the parallel plate capacitor geometry to produce the plasma 
discharge. The top electrode has a fine showerhead through which the reactant gases 
are introduced into the chamber (Fig. 5.8). The sample is placed on a heated stage 
(300 °C) inside the chamber under vacuum. Radio frequency (RF) ac voltage (13.5 
MHz) is applied on to the top electrode, while the sample grounded. For producing 










   
  Figure 5.8: Schematic diagram of PECVD system.  
 
PECVD is relatively cold process with deposition temperature kept at 300 °C. 
Another advantage of PECVD films is that they are less stressed than CVD films. 
Thus PECVD films would be helpful in reducing the stress in these nanowire devices. 
There are few disadvantages also associated with PECVD films. Just like CVD 










depositing surface. Although PECVD oxides can not be deposited on the underside of 












Figure 5.9: (a) SEM image of nanowire with the 200 nm PECVD SiO2,  (b) same nanowire 
with the oxide removed.  
 
Leakage current through these PECVD oxides are know to be higher than high 
temperature CVD processes. This is generally not a problem for our case as we have 
used more than 40 nm thick oxide layers. It will be shown later that the leakage 
current through these oxides are marginal compared to the device currents. Thus the 
SiO2 deposited using PECVD could be used as a gate dielectric for nanowire field 
effect transistors. The process parameters and conditions used to deposit SiO2 for this 
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 Advanced techniques such as atomic layer deposition, pulsed laser deposition, 
etc are capable of depositing conformal high k dielectric materials. These techniques 
















Chapter 6: GaN Based Nanowire Electronic Devices 
The fabrication sequence discussed in the earlier chapter presents a very general route 
for realizing stable contacts to the nanowires with reliable electrical properties.  It is 
important to extensively characterize these devices, as developing nanosystems would 
involve complete understanding of the electric transport properties of these devices. 
Nanowire electronic devices have various usages:  
1. Sensors: chemical/biological sensors, gas sensors, pH sensors etc.  
Nanowire devices are well suited for the sensing applications as the surface 
effects dominate the nanowire conductance. The basic sensing mechanism is 
the change of the conductance of the nanowire channel by an adsorbed 
species, which could be biological or chemical in nature. The electronic 
charge configuration of the species adsorbed changes the conductance by 
changing the depletion width of the channel. 
2. Nanoscale machines: actuators and transducers 
Piezoelectric and piezoresistive materials such as GaN nanowires can be 
effectively used to realize nanoscale actuators and transducers that could be 
capable of nanoscale motion for different applications. 
3. Flexible electronics:  
 Nanowire devices have the capability of being assembled on flexible 
substrates such as plastic, which will enable realization of wearable 




4. Hybrid integration: 
 Nanowire devices provide a remarkable advantage over conventional thin film 
devices that they can be assembled on-chip with Silicon microcircuitry. This 
provides us the opportunity to develop highly functional systems such as 
optical computing integrated circuits, optical data communication modules, 
and compact chip scale bio/chemical sensors and analyzers etc. Nanowire 
devices such as light emitting diodes of different material system could be 
assembled on the same chip to form a multispectral emitter/detector array, 
which could possibly revolutionize communication, environmental sensing, 
and medical diagnostics.  
5. Thermoelectrics: thermoelectric refrigerators, power generators, heat pumps 
 Energy generation using nanowire devices with high thermoelectric power 
factor could lead to more efficient energy sources for chip scale machinery 
and biomedical applications. Nanoscale heaters and coolers could be used to 
target and destroy malignant body cells. 
6. Photovoltaics:  
 Nanowire solar cells could be used for self sustained compact systems such as 
 sensor clusters monitoring battlefields, which would need minimum human 
 intervention and small amounts of power. 
7. Nanoscale drug delivery: 
 Nanotubes and nanowires could be manufactured to seal drugs in their 
 structure and release at a control pulse at the target site.  
8. Fundamental transport properties: 
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 Nanowire devices also provide us a way to study the fundamental transport 
properties of electrons in reduced dimensionality systems. It is well know that 
electrons in  these types of confined systems exhibit strongly correlated 
behavior, whose manifestations are universal conductance fluctuations, 
conductance  quantization, Aharonov-Bohm oscillations etc. In these 
nanoscale systems, phonons are also confined which gives anomalous charge 
and heat transport properties. These devices help us in understanding the 
conduction mechanisms in reduced dimension systems thus enabling us to 
develop high  performance nanoscale devices.  
Basic two-terminal structure was presented in the earlier chapter 3. Variations of the 
same the same structure as shown in the Fig. 6.1 could provide means for realizing 
different device geometries which could be configured for different applications. 
Although the two-terminal configuration [Fig. 6.1(a)] can be used as a metal-oxide 
semiconductor field-effect transistor (MOSFET) with the substrate acting as a global 
back-gate, a top gate structure as shown in Fig. 6.1(b) would result in better 
performance in terms of device characteristics (transconductance, threshold voltage, 
subthreshold swing). Gate capacitance is higher in a top gate structure which results 
in higher gate modulation of the channel current and hence better performances. 
Variations of top gate structures (omega, cylindrical etc) will be discussed in later 
sections. Etching the gate oxide and depositing a high workfunction metal (Pt, Ni) 
would result in a Schottky gate structure [Fig. 6.1(c)] which would be a metal-
semiconductor field-effect transistor (MESFET). A four-terminal structure [Fig. 























 Fig. 6.1: Basic nanowire device configurations.  
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6.1 Bottom Gate Devices 
Basic configuration of the bottom gate device is shown in Fig. 6.2. After complete 
fabrication of the two-terminal structure, Al is deposited on the backside of the wafer 
to form the metal contact for the back-gate. As the Si substrate used in this structure 
is degenerately doped (with resistivity in the range of 0.1 Ω cm), it acts such as a 
metal with negligible depletion region at the oxide-Si interface. The nanowire and the 







  Fig. 6.2: Two-terminal configuration with back-gate. 
 
 
When a gate voltage is applied at the bottom electrode, the electrostatic energy of the 
nanowire channel is modified via the gate-nanowire capacitance, resulting in 
conductance modulation. This conductance modulation gives rise to channel current 
variation with the gate voltage modification. In order to reduce the parasitic source 
and drain resistances, it is important to have ohmic contacts with low specific contact 
resistances at the source and drain end. In this study, 600 nm of thermal oxide is used 
as a gate dielectric, which would reduce the gate-channel capacitance leading to 
lower transconductance. However, it ensures that the oxide will survive the high 
SiO2 (600 nm)  
Si  
Source Drain 
Gate contact  
NW Channel  
Passivation  
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temperature source and drain metal contact annealing process, and the gate leakage 
current will be minimal.    
 We will consider the channel to be of n-type for this discussion as it is for our 
case. In order to understand the operation of a nanowire FET transistor with a 
backgate, we have to consider the band diagrams of the nanowire FET system. Figure 
6.3 considers an ideal situation where a nanowire channel is at thermal equilibrium 
with two perfect electron reservoirs (source and drain contacts). At thermal 
equilibrium, the chemical potentials are equal through out the system. As the 
nanowire channel is capacitively connected to the gate, applying a bias to the gate 
will modify the channel potential and hence carrier concentration. At equilibrium, the 
channel has a conductivity which is determined by its activated chemical dopant 
density. If a positive potential is applied to the drain with respect to the source end, 


















When a positive gate bias is applied, the channel potential energy decreases, resulting 
in an increase in the electron concentration (Fig. 6.4). Thus for and n-type channel 
nanowire FET the positive gate bias increases the channel current and negative gate 
bias reduces it. If the channel is lightly doped then by applying sufficient negative 
gate bias we can deplete the entire channel. Increasing the gate bias beyond that point 



























Fig. 6.4: Energy band diagram for a nanowire FET under different bias conditions. (a) VGS > 














6.1.1 Back-gated FET Characteristics 
As expected, depletion mode behavior with n-type conductivity is observed in all 
devices (shown previously in chapter 3). Presence of lattice defects and contaminants 
such as oxygen are the likely sources of n-type background concentrations often 
found in these types of growth methods. Detailed electrical characterizations over 
many devices revealed a general trend. Majority of the nanowire FETs (termed type 
I), showed no pinch-off characteristics, with high drain-source current (IDS) levels in 
the range of 10-6 A to 10-5 A for 1 V drain-source voltage (VDS) and 0 V gate-source 
voltage (VGS). Figure 6.5 shows the plot of IDS vs. VDS for a nanowire device of type I 
(diameter 200 nm, length 44 µm) with VGS varied from – 40 V to + 40 V. For these 













Fig. 6.5:  IDS of vs. VDS  plot for a nanowire device of type I (diameter 200 nm, length 44 µm) 
with VGS varied from –40 V to + 40 V. 
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The transconductance plot (IDS vs VGS) of the same device is shown in Fig. 6.6. 
For large diameter nanowires channel depletion is not observed even at large negative 












Fig. 6.6:  IDS of vs. VGS  plot for the nanowire device of type I (same device as in Fig. 6.5, 
diameter 200 nm, length 44 µm) with VDS varied from 0.5 V to 2.0 V. 
 
 
The other type of device (type II) had lower current levels (10-7 A to 10-6 A for 
1 V VDS), and showed complete channel depletion at – 40 V to – 30 V VGS with on-
off current ratio about 107. FESEM revealed that these devices had diameters about 
100 nm and less. Figure 6.7 shows the plot IDS vs. VDS of a nanowire device of type II 
(diameter 95 nm, length 35 µm) with VGS varied from – 30 V to + 40 V.  
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Fig. 6.7:  Plot of IDS vs. VDS of a nanowire device of type II (diameter 95 nm, length 35 µm) 
with VGS varied from –30 V to + 40 V. 
 
 
The saturation effect observed in these smaller diameter nanowire FETs is due to the 
fact that for large enough drain voltage, the depletion region at the drain end starts to 
extend, which leads to the reduction in channel conductivity. For this particular 
device with -30 v threshold voltage, the complete saturation condition (given by VDS 
≥ VGS - VT) gives VDS = 30 V for 0 V gate bias. So complete saturation at low drain 
biases are only observed at high negative gate bias. Transconductance plot of the 
same device shown in Fig. 6.8 clearly demonstrates that the channel is depleted 
completely at -30 V gate bias. For large diameter nanowire this voltage is much 












Fig. 6.8:  IDS of vs. VGS  plot for the nanowire device of type II (same as in Fig. 6.7, diameter 
95 nm, length 35 µm) with VDS varied from 0.5 V to 2.0 V. 
 
 
6.1.2 Parameter Extraction 
For any device to be useful as a circuit element, evaluating the parameters describing 
its performance is necessary. Characteristics of these nanowire devices are compared 
by using standard device parameters as described below [72]:  
a) Transconductance per unit gate width is defined as: 

















=−µ                                             (6.1) 
Transconductance (rate of change of the channel current with the gate voltage) for 
a transistor gives indication to its intrinsic amplification factor. This parameter is 
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normalized with respect to the gate width so that comparison between different 
nanowires with different diameters can be made. 
b) Threshold voltage VT is defined as the voltage where the channel stops 
conduction. For a n-type depletion mode FET this voltage is negative. As will be 
shown later carrier concentration can also be deduced from this voltage. 
c) Sub-threshold slope is defined as: 













=                                            (6.2) 
 
As described by the relationship above, sub-threshold slope indicates how fast we 
can turn off the transistor. It is defined as the variation of the gate voltage needed 
for producing 1 decade of change in the channel current. This is usually done by 
finding the inverse slope from a semi-log plot of IDS vs VGS at turn off. 
d)   On-off current ratio Ion/Ioff  describes the transistors effectiveness as a switch 
 The plot of normalized transconductance of nanowire FETs with varying 
diameter in Fig. 6.9 (a) exhibited a trend. Normalized transconductance increases 
gradually with increase of the nanowire diameter. It will be clear below that this 
increase in transconductance is due to the fact that the gate capacitance increases with 
nanowire diameter, which increases the gate modulation of the channel current. Sub-
threshold slope and threshold voltage are only defined for nanowires with complete 
channel depletion. Figure 6.9 (b) shows the semi-log plot of sub-threshold drain 
current with gate voltage with S= 6.5 V/decade for a 95 nm diameter nanowire. On-



























Fig. 6.9: (a) Normalized transconductance of backgated nanowire FETs with varying 
diameters. (b) Semi-log plot of drain current with gate voltage for a 100 nm diameter 
nanowire FET. The sub-threshold slope is shown inside the plot. 
 
































































These parameters are related to two important material properties namely mobility 
and carrier concentration. In order to extract these material properties from the device 
characteristics, it is necessary to establish the relationships between the device 
parameters and the intrinsic material properties. For that it is necessary to have the 
analytical expressions for the channel current IDS as a function of source-drain voltage 
and source-gate voltage. This could be expressed mathematically as IDS = IDS (VDS, 
VGS). As the channel charge is capacitively coupled to the gate, establishing the above 
mentioned relationship would require an analytical solution for the gate-channel 
capacitance. Unfortunately a correct analytical expression for the capacitance of a 
nanowire channel and backgate does not exist. We will discuss later how we can 
assume a simplified capacitance relationship later. For now if it is assumed that we 
have the capacitance expression then the whole problem could be reduced to that of a 
conventional thin film MOSFET devices. The current-voltage relationship of an n-
channel MOSFET is given below [72]:  
Linear region: VG ≥ VT, VDS < VGS-VT 










           (6.3) 
Saturation region: VG ≥ VT, VDS ≥ VGS-VT 











      (6.4) 
In the above equation µn is the electron field effect mobility, Cox is the gate 
capacitance per unit area, and W/L is the width to length ratio of the device. For a 
nanowire device with a global back-gate, the length of the gate “L” is the total length 
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between the source and drain end, and the width of the gate “W” would be the 
diameter of the nanowire.  
 Due to large thickness of the back-gate oxide and higher doping densities of 
these nanowires, the threshold voltage (at which the nanowire stops conduction) is 
usually large for these devices, about -30 to -40 V. Hence the saturation behavior is 
only observed at large negative gate biases. If one examines the linear region 
characteristics governed by the Eq. 6.3 and performs a partial derivative with respect 
to gate voltage one obtains the relationship:  















µ        (6.5) 
Upon rearrangement which yields:  
























=µ    (6.6) 
This relationship establishes a way to determine the electron field effect mobility 
from the measured transistor characteristics. If one assumes that gate capacitance is 
know and its variations with gate voltage is negligible then the factor (∂IDS/∂VDS) is 
the transconductance which could be directly measured in the linear region or 
obtained through differentiation of the transconductance curve.  
 The usability of the Eq. 6.6 depends on estimating the nanowire capacitance 
with a suitable simplified assumption.. The capacitance of the nanowire FET is 









Fig. 6.10: (a) Cylinder on an infinite dielectric plane model for determining nanowire gate 
capacitance, (b) Cross section showing the dimensions of the nanowire and the oxide. 
 
 
Basic electrostatic analysis will show that the capacitance of the system is given by 
the relation [73]: 
















    (6.7) 
where ε0 is the dielectric permittivity of free space, 2SiOε and tox are the relative 
permittivity and thickness of the of SiO2 (dielectric layer in nanowire FET system) 
layer respectively, L and d being the length and diameter of the nanowire 
respectively. Capacitance per unit area Cox is obtained by diving Eq. 6.7 by the gate 
surface area (d×L).  
 Strictly speaking Eq. 6.7 is only valid for metallic such as nanowires and 
nanotubes with small diameters such as the case for carbon nanotubes FETs where 
the doping densities are fairly highly. Semiconducting nanowires on other hand 
would have depletion region associated with them and hence forth the capacitance of 
the total nanowire oxide system will be the capacitance of the simple metal-oxide 
system together with the depletion capacitance in series (Fig. 6.11). Hence the Eq. 6.7 








bias region for an n-type doped nanowire. We will revisit the problem of nanowire-






Cross-section of nanowire                                    Equivalent capacitance network 
 
Fig. 6.11: (a) Nanowire cross-section showing the depletion region, (b) Equivalent 
capacitance model for a nanowire cross-section. 
 
As we have obtained an analytical expression for the nanowire-gate capacitance, 
we can now substituting Eq. 6.7 into Eq. 6.6 with W replaced by d to obtain the 
relationship:  

















= .                             (6.8) 
where transconductance (gm) is the slope GSDS VI ∂∂ /  calculated from the IDS vs. VGS 
plot in the linear regiong, L and d are the length and diameter of the nanowire 
respectively, tox is the oxide thickness (600 nnm),  εo  is the permitivity of free space 
and 
2SiO
ε is the permitivity of silicon dioxide for the present case. The carrier 
concentration (volume density of electrons) is calculated using the relationship [72]:
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Substituting Eq. 6.7 into Eq. 6.9, we get 















Using Eq 6.8 and transconductance (gm) calculated from the IDS vs VGS plot, mobility 
has been obtained for number of backgated nanowire devices. For the particular 
device (diameter 200 nm, length 44 µm) calculated mobility was 230 cm2. V-1.s-1, 
where as for the smaller diameter nanowire device (diameter 95 nm, length 35 µm) it 
was about 40 cm2. V-1.s-1. Mobility as high as 319 cm2.V-1s-1 has been obtained for a 
nanowire with 195 nanometer diameter. Details of diameter dependent mobility 
values will be presented in a later section. The mobility obtained in this study for 
larger diameter nanowires are significantly higher (by an order of magnitude) than the 
majority of the results published so far [62], [74], [75]. Mobilities in this range were 
found in majority of our devices. The only report of GaN nanowire FET mobilities 
higher than the present result is by Huang et al. [47], where they reported mobilities 
in the range of 640 cm2 V-1s-1 and 300 cm2 V-1s-1 in a batch of ten devices. Higher 
mobility in the present nanowires could be due to the fact that these nanowires are 
grown without the use of catalyst. Common catalysts such as Ni, Au, and Fe used in 
most of the other growth methods usually form deep level states in the bandgap of 
GaN, which can adversly effect the carrier life times and mobility. These catalysts 
can be incorporated into the nanowire lattice during the growth. The electron density 
is calculated for nanowires with smaller diameters for which the threshold voltages 
can be determined unambiguously. For the 100 nm diameter nanowire (IDS vs VGS 
shown in Fig. 6.8) with a threshold voltage of -30 V, we have calculated an electron 
(6.10) 
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density in the range of 2 × 1018 cm-3. We will compare the performance of the GaN 
nanowire FETs with different thin film and nanowire devices later. 
6.1.3 Numerical Simulation of Nanowire-Gate Capacitance  
As shown before that the nanowire capacitance, as given by the Eq. 6.7 do not take 
into account the diameter of the nanowire nor the depletion capacitance associated 
with it. Nanowire channel-gate capacitance as modeled by Eq. 6.7 assumes that the 
nanowire is a cylinder, with small diameter and metallic conductivity. In our case this 
is not completely valid assumption as the diameters of these nanowire devices, as 
shown in chapter 2, ranges anywhere from 80 nm to 300 nm, with conductivities 
having significant variations over the diameter range and from one growth run to 
another. Another source of error in the analytical expression is that it assumes that the 
nanowire is bare as shown in the Fig. 6.12 (a), where as in actual devices the 





Fig. 6.12: (a) Nanowire geometry used for analytical capacitance expression, (b) Actual 
nanowire device geometry used for this study. 
 
As the current voltage characteristics of these nanowire devices are dominated by the 
capacitance of the system, it is important to numerically evaluate the capacitance of 
nanowire channel-gate system and quantitatively identify the difference in the 








the given problem we have used the Maxwell® simulation software. It is a 
electrostatic/magnetostatic finite element modeling software that automatically 
creates the finite element mesh on the desire geometry and iteratively calculates the 
desired electrostatic field solution and special quantities such as capacitance, energy 
etc. It also provides a 2D Modeler which can create the desired geometry which we 


















Fig. 6.13: Flow chart representing the steps for solving a problem in Maxwell®. 
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Obtaining numerically calculated capacitances of simple structures and comparing 
them with the value given by Eq. 6.7 for the same parameters will help us in 
understanding the impact of capacitance evaluation in the device characteristics. We 
have used three simple structures and obtained their numerical capacitance value and 
compared them with the analytical values. All three structures have the nanowire with 
same diameter and same oxide thickness. The first simplified geometry as shown in 










Fig. 6.14: Simplified geometry used for analytically calculating nanowire-gate capacitance. 
 
This is the simplified geometry, whereas for an actual device the nanowire is 
passivated with a 35 – 50 nm of PECVD SiO2. It is well known that the oxides 
deposited using PECVD technique do not form a conformal coating. Although the 
actual nature of the coverage of the PECVD oxide is not well known but one can 
assume it is in between the two configurations shown in Fig. 6.15. We solved for 













Fig. 6.15: Simplified geometry of nanowire devices coated with PECVD oxide (a) assuming 
a square PECVD SiO2 profile, (b) a round profile. 
 
For all three structures, the diameter of the nanowire and the thickness of the 
backgate oxide are kept constant. The parameters for all three the structures are given 
in the table 6.1.  The capacitance of the above mentioned structures were obtained by 
assigning constant boundary condition at the nanowire oxide interface. The nanowire 
is kept at 0 V. Electrostatic simulation of all the three structures with -10 V gate bias 
is shown in Fig. 6.16 (a)-(c).  
Table 6.1: Parameters used for capacitance calculations in Maxwell®. 
 
 
Parameter Value   
NW diameter (nm) 200 
Gate oxide thickness 
(nm) 600 
PECVD oxide thickness 
(nm) 50 
NW relative permitivitty 8.9 
NW conductivity (S m-1) 2 × 104 
Nanowire 

















Fig. 6.16: 2-D plot of voltage (a) bare nanowire, (b) nanowire coated with PECVD oxide 



























Fig. 6.16: (c) nanowire coated with PECVD oxide with a circular profile. 
 
 
From the electrostatic solution of the voltage, we can calculate the capacitance per 
unit length (C/L) for all three structures. From table 6.2, it is clear that although the 
presence of PECVD SiO2 layer modifies the capacitance, the nature of the passivation 
does not have a significant effect on the capacitance of the system. Presence of a 
dielectric layer (50 nm SiO2) around the nanowire channel increases the capacitance 
of the system. It is also evident that the analytical expression for the same geometry 
gives substantially higher value (almost double for the 200 nm diameter nanowire). 
As we now have an idea that the nanowire-gate capacitance is fairly dependent of the 
coverage of the PECVD layer, we can compare the numerical capacitances for the 
(c) 
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conformal structure for different nanowire diameters with the analytical value for a 
bare nanowire (Fig. 6.17). 
Table 6.2: Comparison of analytical and numerical capacitances for structures shown 






















Fig. 6.17: Comparison of numerically and analytically determined capacitances for the 
structures shown above each plot. 
 
Geometry Capacitance (F/m) Numerical 
Capacitance (F/m) 
Analytical 
No PECVD oxide 4.2 × 10-11 8.7 × 10-11 
Sqaure PECVD oxide 5.03  × 10-11 N/A 
Conformal PECVD oxide 5.19 × 10-11 N/A 























For smaller diameter nanowire the difference between the numerical capacitance 
value and capacitance calculated using the Eq 6.6 is quite small. As the diameter 
increases this difference between the numerical and analytical capacitance value 
becomes quite significant. This indicates that the analytical capacitance expression is 
only valid for those nanowires whose diameters are small compared to the oxide 
thickness. Larger diameter nanowires modify the electric field configuration hence 
affect the capacitance of the system. It is thus seen that even without taking the 
depletion capacitance into consideration, the capacitance of the nanowire channel is 
significantly different from the analytical expression. As mobility is inversely 
dependent on the capacitance, using numerical capacitances (lower than analytical 
capacitances) in Eq. 6.4 would result in even higher mobility in our devices. 
 
6.1.4 One-Dimensional Modeling 
As shown in the previous section the analytical expressions of the channel current for 
a nanowire FET are difficult to generate, due to complex nature of the capacitance 
and the geometry of the problem. Estimating and modeling the channel current is 
essential if one has to realize reliable nanowire systems. Simulating the channel 
current IDS as a function of drain and gate voltages are quite difficult requiring 
complex three dimensional modeling, which is usually done by device simulators. A 
complete nanowire FET simulation would involve self-consistent solution of the 
Poisson’s equation and the continuity equations for the specified geometry with 
proper boundary conditions. This process requires descritization of the differential 
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equations and converting them to liner equations and then solving those using 
numerical techniques. This process is repeated on a grid (3 dimensional for the whole 
devices) to get the complete solution for the problem. This 3-D problem is highly 
complex and needs huge computing resources. In this section we will describe a 
simple one dimensional modeling tool developed using C++, which is capable of 
simulating the channel conductance as a function of the gate voltage. This tool is 
capable of computing the channel conductance, hence one can estimate the channel 
current with some confidence in the linear region of the device operation. 
 In order to model the gate modulation of the channel charge we have used a 
very simplified geometry to solve the 1-D Poisson’s equation in the nanowire 
channel. We assumed that the nanowire is of square cross-section rather than circular 
as shown in Fig. 6.18(a) and 6.18(b). The structure can be further simplified to Fig. 
6.18(c), where it is assumed that the gate is present only under that nanowire, in other 











Fig. 6.18: (a) Circular cross-section of a nanowire FET, (b) square cross-section with W 
scaled to match the surface area of the circular FET, (c) 1-D model neglecting gate in x 
direction. 
 
The simple structure in Fig. 6.18(c) represents that MOSFET capacitor where that 
















Fig. 6.19(a). The energy band diagrams for this system are shown in Fig. 6.19(b)-(d) 






































Fig. 6.19: (a) 1-D MOSFET capacitor (MOS-CAP), (b) energy band diagram for MOS-CAP 
in thermal equilibrium, (c) for VGS < 0 V, and (d) for VGS > 0 V. 
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In order to compute the channel conductance one needs to know the channel carrier 
concentration. When a gate bias is applied, it is distributed along the MOSFET 








      Fig. 6.20: Potential profile for a 1-D MOSFET capacitor with gate bias. 
 
Where gate bias VG is given by the relationship: 
         0soxG VV ϕϕ −+=                                                      (6.11) 
where Vox is the voltage drop across the gate oxide, φs is the semiconductor surface 
potential, and φ0 is the bulk potential. The carrier concentration in the channel at any 
given gate bias is given by the relationship: 









expnn ϕ                                                               (6.12) 









expnp ϕ                                                             (6.13) 
where n, p are the electron and hole concentrations, ni is the intrinsic carrier 
concentration for the semiconductor and VT is the thermal voltage (kBT/q). Thus 
























essentially dependent on finding potential inside the semiconductor. This is given by 
the 1-D Poisson’s equation: 






ϕ                                    (6.14) 
where φ is the potential, n and p are the electron and hole concentration respectively, 
ND+  and NA+ are the ionized donor and acceptor concentrations respectively, and ε is 
the dielectric permittivity of the medium. Now substituting Eq. 6.12 and 6.13 in Eq. 
6.14, we get the non-linear Poisson’s equation relating the channel potential to the 
carrier concentration [77]: 
































ϕ                 (6.15) 
Substituing 2sinh(x)= exp(x) – exp(-x) in Eq. 6.15, we get: 






















ϕ                                 (6.16) 
 
 
For heavily doped n-type semiconductor with  ND+  >> NA+ this equation simplifies to  
 






















ϕ                                               (6.17) 
 
This is a second order non-linear differential equation. We can discritize this 
differential equation and convert it into a system of coupled linear equations on a 
uniform grid. This is done by approximating the derivatives by their finite differences 
using Taylor series as (neglecting third order terms): 












)x(df)x(f)xx(f ∆∆∆ −−=−                                   (6.19) 
 
Using these two equations we can discritize Eq. 6.17 for every single point on a 
uniform 1D grid as: 
























                        (6.20) 
where the index represents value of the parameter at point i in the grid. Expressing 
this equation as a function f(φi-1, φi, φi+1) we obtain: 
























                  (6.21) 
The function f can be solved using Newton’s method, where the solution condition is 
expressed as: 























φφφ              (6.22) 
Comparing Eq. 6.22 and Eq. 6.21, 
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This helps us to transforms the nonlinear second order differential equation into n 




































































































































                        (6.24) 
 
This matrix equation could be represented as A•∆φ=f, where A is the tri-diagonal 
matrix, f is the guess potential matrix and ∆φ is the error which is determined in every 
iteration. This matrix equation can be solved by Gauss-Jordan elimination technique 
(explained in the appendix). The algorithm for solving the tri-diagonal matrix for 
MOSFET capacitor using Gauss-Jordan elimination method of a uniform 1-D grid is 
implemented in C++ and is called “1D Poisson Solver”. The algorithm is modeled 
with initial guess potential and proper boundary conditions. The initial guess potential 




































With every iteration, we compute ∆φ and update φ with φ+∆φ for the next iteration. 
Convergence is achieved when ∆φ< (1×10-5 × Vt). The flow chart for the algorithm is 






























The numerical solutions for the potential for different applied gate biases are shown 
in the plot below in Fig. 6.23. We have simulated the back-gate devices where for 
gate oxide we have used 600 nm of SiO2. The potential drop across the Si wafer is not 
considered in the calculation as it is negligible due to its heavy doping level.  
Setup grid depending upon user inputs 
and generate a guess potential  
Initialize the matrix equation system 
A•∆φ=f 






Update potential  
φ= φ+∇φ 
Print potential  
φ vs d 
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The nanowire is assumed to be of 200 nm diameter and with a doping density of 2 × 



































Fig. 6.23: (a) 1-D nanowire MOSCAP with dimensions as indicated in the figure, (b) 
numerically calculated potential profiled for the MOSCAP for different gate bias. It can be 
seen that most of the potential drop occurs in the oxide, which is expected due to its 
thickness. The potential in the nanowire region, as indicated by the broken black line, is 
shown in the next figure. 
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 εs = 8.9 ε0 
ni = 1.9 × 10-10 cm-3 
N+D = 2.0 × 1018 cm-3 
εox = 3.4 ε0 
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In order to get a feel for the potential drop in the nanowire drop we plot the potential 

























Fig. 6.24: Potential profile in the nanowire region for different gate bias levels. (inset) the 
potential profile for zero gate bias showing the depletion associated with fermi level 
alignment through out the system. The thermal equilibrium potential is also shown in the plot. 
 
 
One can clearly see that channel potential is changing with the applied gate bias. One 
can assure that the model is working properly as it correctly predicting the thermal 
equilibrium depletion region. This is inherent to any metal-semiconductor system due 
to realignment of the fermi level. Once we have simulated the channel potential as a 
function of the gate voltage, we now can determine the channel carrier concentration 
as a function of distance with different gate voltages. In the liner region the channel 
current can be related to the current density by the relationship: 












































 VG = 0V
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dxdy)z(J)z)(lin(I                                     (6.25)          
where J(z) is the current density in the z direction, W is the width of the nanowire in x 
and y directions. Substituting for J(z) in the relationship: 





dxdynqv)z)(lin(I                                     (6.26) 
where n is the majority carrier concentration, q is the electronic charge, and vd is the 
electron drift velocity. For our case n is a function of y only, hence the equation 
simplifies to: 





dy)y(ndxqv)z)(lin(I                                        (6.27)        
As drift velocity is given by the relationship vd = µnEz = µnVDS/L, substituting that into 
the Eq. 6.27, we get 







DS ∫= µ                                        (6.28) 
 
Once we have the numerically computed φ(y), we can compute the electron 
concentration profile as both are related by the Eq. 6.12. Once we have the electron 
concentration profile, integral in Eq. 6.28 can be calculated numerically. The 
numerical calculation is done using the Origin® plotting program. The plot in Fig. 
6.25 shows the electron concentrations in the y direction for different gate voltages. 
Depletion for negative gate voltages and accumulation for positive gate voltages can 



















Fig. 6.25: Electron concentration as a function of distance in y direction for different applied 
gate bias. Depletion and accumulation for negative and positive gate voltages respectively 
can be seen in the plot. 
 
 
In order to compute the channel current using Eq. 6.28, we substitute the measured 
mobility, and carrier concentration. We also assume a square cross-section of the 
nanowire as shown in Fig. 6.18 (c) instead of a circular cross-section., with width W, 
which is related the diameter of the nanowire by W = √πd/2. This ensures that the 
cross-sectional area for the square and circular geometry is equal. The 1-D numerical 
solution of the channel current for 1 V source drain bias for a nanowire FET is shown 
together with the measured value in Fig. 6.26. The numerically calculated channel 
current as shown in Fig. 6.26 (red squares), is higher than the measured value (blue 
squares). This is probably due to the fact that we have simulated the potential in only 
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one dimension, whereas the channel potential is affected by the gate in both the 
dimensions. The effect of contact resistances are also not taken into the account in 






















Fig. 6.26: Comparison of numerically calculated channel current (red squares) and measured 
chancel current (blue squares) for a nanowire FET with 1 V VDS. The calculated channel 
current is also corrected for the contact resistances (black squares). 
 
 
We can correct for the contact resistances as explained here. The channel current with 
the contact resistance can be expressed as: 
                                           IDS = [2RC + Rch(VGS)] × VDS                                                     (6.29) 
where RC is the contact resistance. In later section we will describe how we can 
estimate the contact resistances for a Ti based contacts to a GaN nanowire. Assuming 
that the contact resistance is in the order to 30 × 103 Ω, we plot the calculated channel 
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current corrected for contact resistance. Corrected channel current at high gate biases 
are in good agreement with the measured channel current. At negative biases the 
corrected calculated channel current is much higher than the measured value, which is 
expected with the one dimensional simulation. In order to accurately compute the 
channel current, we have to compute the channel charge for the whole cross-section. 
 
 6.2 Top Gate Devices 
As we have seen in the previous section that the transconductance of a bottom gate 
device is quite low. One reason for this is the thick gate oxide and other is the less 
effective gate geometry. One can reduce the gate oxide thickness and use more 
effective gate geometry to increase the device transconductance. Many different types 
of gate geometries have been used for nanowire devices with two most important 
being omega shaped gates and conformal cylindrical gates (as shown in Fig. 6.27). 
Conformal cylindrical gate is the ideal gate geometry as it provides the highest gate 
capacitance. Nonetheless conformal gate metals are difficult to deposit as techniques 
for depositing conformal materials such as atomic layer deposition techniques are 
well suited for depositing oxides but not for metals. Also in the case of GaN 
nanowires with conformal gate geometry, with the gate oxide and gate metal being 
deposited before the source drain contact formation, one has to ensure the thermal 
stability of the gate stack during the high temperature annealing for source drain 
Ohmic contact formation. In this section we will discuss two different fabrication 
methods to obtain circular gate geometries, utilizing only standard photolithography, 























6.2.1 Omega-Backgate Geometry 
We have used the heavily doped Si substrate as a back-gate in conjunction with a 
regular omega shaped gate to achieve a structure which is termed as an omega-











Fig. 6.28: Schematic representation of the omega-backgate structure. 
 




















As the top gate and the bottom gate are externally connected, this configuration has a 
unique advantage. This device can be operated in three distinct configurations: a) top 
gate biased and bottom gate floating b) top gate floating and bottom gate biased and 

















Fig. 6.29: FESEM image of an omega-backgate device. (a) The complete device with 
source/drain and gate contacts, (b) high magnification scans of the area with the nanowire, (c) 











For this device, we deposited 85 nm of SiO2 on heavily doped p-Si substrate. This 
was followed by the standard procedure for source drain formation. After the 
nanowire alignment, another layer of SiO2, 85 nm thick was deposited using PECVD. 
This layer is the top gate oxide. This was followed by source/drain contact formation 
as described in chapter 5. Top gate was formed by lithography and metal deposition 





















Fig. 6.30: Transconductance plot (IDS vs VGS) for the omega-backgate device with different 




The plot shown in Fig. 6.30 is for all three combinations of the gate biasing as 
described earlier. The omega top gate produces less drain current change than the 
bottom gate as the top gate covers only a portion of the nanowire, where as the 
bottom gate extends along the entire length of the nanowire between the source and 
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the drain contacts. The largest gate modulation is produced by biasing both the top 
and the back gate. Transconductance per unit gate width for three different gate 
configurations are presented in the table below for the omega-backgate FET (Table 
6.3).  
Table 6.3: Comparison of tranconductances, and normalized transconductances for 
the omega-backgate FET, with 200 nm diameter nanowire.  
 
It is clear that applying bias to both top and bottom gate results in increased 
transconductance as compared to the case where bias is applied to either one of them. 
When the bias is applied to the backgate it affects the entire nanowire, hence the 
conductance change is large. For the top-gate configuration, the source and drain 
parasitic resistances are quite large as they are comprised of the contact resistances 
and the resistance of the un-gated portions of the nanowire. Thus for a top-gate 
configuration the FET performance is limited by the source and drain resistances. 
6.2.2 Omega-Plane Gate 
In this design we have used a plane metal bottom gate, formed by photolithography 
and metal deposition, together with an omega shaped top gate connected around the 
nanowire to form a circular gated nanowire FET structure. 
Gate configuration Transconductance gm (S) 
Normalized 
transconductance 
gm/W (µS/mm)  
Top gate floating-bottom 
gate biased 5.7 × 10
-8 285 
Top gate biased-bottom 
gate floating 3.2 × 10
-8 160 
Both top and bottom gate 




































Fig. 6.31: Schematic fabrication process flow for omega-plane gate FET. (a) The plan view 
of the structure, (b) bottom gate stack formation, (c) nanowire alignment, (d) PECVD oxide 
















The complete fabrication sequence for developing an omega-plane gate FET is shown 
in Fig. 6.31. For developing this omega-plane gate geometry we started with a 
standard 600 nm SiO2 coated Si wafer with the gate electrode pattern defined by 
optical lithography. A 50 nm of Ni is deposited followed by lift-off to form the first 
layer gate metal [Fig. 6.31(b)]. Using PECVD then we deposit 50 nm of SiO2, which 
serves as the bottom gate oxide. Next we form the source drain alignment electrodes 
by lithography and lift-off and align nanowires between the source drain electrodes 
using DEP [Fig. 6.31(c)]]. A second 50 nm SiO2 is deposited then forming the top 
gate oxide layer [Fig. 6.31(d)]. A mesa is developed using reactive ion etching and 
photoresist as a mask, to remove the top oxide everywhere except along small square 
area right over the nanowire. This ensures that the top and bottom gate will be 
connected. A fourth photolithography and metal deposition (Ti/Al/Ti/Au- 
30/100/30/100 nm) forms the source drain contacts [Fig. 6.31(e)]. A slow anneal step 
at 500 °C is performed to make the contacts Ohmic. A low temperature anneal is 
chosen to ensure the thermal stability of the lower gate stack. A fifth 
photolithography step defines the top gate electrode, followed by Ni/Au (30/50 nm) 
deposition [Fig. 6.31(f)]. Schematic of the cross-section of a completed omega-plane 






Fig. 6.32: The schematic cross-section of omega-plane gate FET.  
Bottom dielectric 
Bottom gate metal 
SiO2 on Si 
Top gate metal 






A complete device with a nanowire with both top and bottom gates are shown in Fig. 














Fig. 6.33: FESEM image of an omega-plane gate device. (a) The complete device with 
source/drain and gate contacts, (b) high magnification scans of the area with the nanowire, (c) 

















The gate length for this device is about 10 µm. Due to a small lithographic 
misalignment, the bottom and top gates are clearly visible in Fig. 6.33(c). This device 
could be completely turned off at a gate bias of -8 V (Fig. 6.33), which is about an 
order of magnitude lesser than the nanowire FETs with 600 nm backgate oxide. A 
linear version of this also fabricated (not shown here). Transconductance per unit gate 
width is about 301 µS mm-1, which is about double for the same diameter nanowire 












Fig. 6.34: Transconductance plot (IDS vs VGS) of an omega-plane FET with a nanowire of 
diameter 130 nm and gate length of 10 µm. The source drain bias VDS is 6 V. (inset) SEM 
image of the device with source, drain, and gate electrode shown. 
 






















From the transconductance plot for the device, it is clear that the gate modulation of 
the channel current is much higher than the back-gated device of the same diameter 
range (compare Fig. 6.8 and Fig. 6.34). The semi-log plot of channel current as 














Figure 6.35: Semi-log plot of the channel current of the omega-plane FET, with the sub-
threshold voltage indicated. Transconductance plot of the device is shown in Fig. 6.34. 
 
The sub-threshold slope for this particular device was 0.25 V/decade which is an 
order of magnitude lower than bottom gate devices with similar diameters (see Fig. 
6.10). For estimating the effectiveness of this design and comparing it with that of the 
omega-backgate geometry, we have to fabricate devices with different diameters and 


































different gate oxide thicknesses. Tranconductances for this geometry (301 µS mm-1) 
is little lower than the omega-backgate devices (3450 µS mm-1 with both the gate 
connected), which is probably due to the high source/drain parasitic resistances. 
Carrier concentration for this device can be calculated using the calculated Eq 6.9. 
For the capacitance we have to use the standard formula for the cylindrical 
capacitance given in the Eq. 6.30.  















ox0επε                                                          (6.30) 
In this equation L, d, are the length and diameter of the nanowire respectively and tox 
is the thickness of the oxide. For this device the calculated carrier concentration was 
about 2.5 × 1018 cm-3. This value is similar to the doping density calculated for 100 
nm diameter nanowire FET with backgate. This indicates that the material properties 
are quite consistent in our nanowires. 
 Comparing the performances of preset nanowire FET device designs with 
various conventional thin film MOSFETs and nanowire MOSFETs is quite helpful as 
it indicates the future directions and possibilities for our device. Table 6.4 presents 
such a comparison. It is clear that the transconductances are lower for the present 
devices. There could be number of reasons for this. Most dominant is the parasitic 
source and drain resistance due to incomplete coverage of the gate. The thickness and 
shape of the gate are also crucial parameters. Using thinner gate oxide we could be 
able to increase the transconductance, but it would also increase the gate leakage. 
Figure 6.36 is a SEM image of a GaN nanowire coated with Al2O3 using pulsed laser 
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deposition system, which used a pulsed laser to ablate a solid target of Al2O3 to 
deposit the conformal coating of the oxide. 
 
Table 6.4: Comparison of FET parameters for convention thin film MOSFETs, 
Carbon nanowire and Si nanowire FETs, and GaN nanowire FETs obtained in the 
present study.  
 
 

















(µS mm-1) × 103 650 
 15 30  17  0.2 .34  0.30 
Sub-threshold 
slope (V/decade) 0.07 0.4 1 0.17 6.5 - 0.25 
On-off current 
ratio (Ion/Ioff) 
7.0 × 104 1 × 107 1 × 105 1 × 103 1 × 107 - 1 × 106 
Field effect 
mobility 
(cm2 V-1 s-1) 















Fig. 6.36: Pulsed laser deposited Al2O3 on GaN nanowire. The conformal coating of the 






GaN nanowire FETs (present 
study) 
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Using these techniques we can deposit high dielectric constant gate materials (HfO2, 
TiO2, etc) with a conformal coverage, which can enhance the device performances 
dramatically. 
6.3 Four-Terminal Resistivity Structures 
Determining the resistivity of semiconducting material accurately is important as it 
enables us to estimate various intrinsic material properties that are important for 
device realization and usage. Four-terminal structures as shown in Fig. 6.37 are 
usually used to measure resistivity of any material, where current is forced between 
the outer two pads and voltage drop due to the current flow is measured between the 
inner two pads. This geometry ensures that the contact resistances are not included in 







Fig. 6.37: Four-terminal structure for nanowire resistivity measurements. 
 
Utilizing this structure we can measure host of different material properties such as: 
(a) independent determination of carrier concentration or mobility from the resistivity 
measurement (b) contact resistance (c) temperature dependent resistivity 
measurements, which provides the activation energy of the dopants, and (d) 




 The SEM image of a 4T structure is shown in the inset of Fig. 6.38. The 
diameter of this nanowire was 132 nm and length between the inner two pads was 8.9 
µm. The resistivity for this nanowire from 4T measurement was 2.69 × 10-2 Ω cm, 
which is quite close the value obtained utilizing FIB deposited 4T structures as 
described in chapter 3. With the inner two contacts acting as source and drain 
electrode and the Si substrate as a backgate, we determined the mobility for this 
nanowire at 270 K, which was around 65 cm2 V-1 s-1. Using the measured resistivity 
and mobility, we calculated the carrier concentration for this nanowire using EQ, 
which is about 3.5 × 1018 cm-3. This value is remarkably close to the value obtained 
from threshold voltage calculation. Contact resistance can be calculated by measuring 
the 2T resistivity using the inner two contacts and then subtracting the resistance of 
the nanowire, which is known from the resistivity of the nanowire. For this particular 
nanowire the contact resistance calculated was around 150 kΩ, which results in a 
specific contact resistance of about 5 × 10-5 Ω cm2. Specific contact resistance of 
standard Ti/Al/Ti/Au contacts to GaN thin films annealed at 750 °C, is in the range of 
3.0 × 10-6  Ω cm2 (as discussed in chapter 5). The higher specific contact resistances 
for these contacts to the GaN nanowires could be due to the lower annealing 
temperatures than thin films. 
 Temperature dependent resistivity measurement was carried out on this 
nanowire from room temperature (276 K) down to liquid nitrogen temperature (77 
K).  It is clear that the resistivity is weekly dependent on the temperature for these 
nanowires (Fig. 6.38). The temperature dependent resistivity does not fit the 
activation energy model. Activation energy of 1.1 meV is calculated for this 
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nanowire. As these nanowires are unintentionally doped, point defects such as 















Fig. 6.38: Resistivity of a GaN nanowire as a function of temperature. (inset) SEM image of 
the 4T structure for measuring the resistivity. 
 
Un-intentionally doped GaN thin films are always n-type, with nitrogen vacancies 
and other structural defects such as dislocations acting as shallow donors. Oxygen is a 
shallow donor with ionization energy of 28 meV, and nitrogen vacancy has activation 
energy of 30 meV. This week dependence of the resistivity of the present nanowire is 
only possible if the ionization energy of the dopants is negligible small. Impurities in 
semiconductors are generally represented as a localized level at a fixed energy with 


















respect to the valence or conduction bands. This model breaks down when impurity 
concentration approaches the conduction band or valence band density of states. It is 
a well know observation in other semiconductors that the ionization energy decreases 
with increasing impurity concentration. The ionization energy goes to zero at the 
impurity concentration where metallic impurity conduction occurs. This transition has 
been predicted to occur when the ratio of average separation r of the impurity atoms 
to the radius of the hydrogen-like impurity a* is about 3 [81]: 
    r/a* ≈ 3.0                                                                (6.31)          


























cm                                    (6.32) 
N is the dopant concentration, εs and εo are the dielectric permittivity of 
semiconductor and vacuum respectively, mo and ms are the free electron mass and 
electron effective mass in the semiconductor. For GaN with εs/ εo = 8.9 and ms/ mo = 
0.2, the dopant concentration N which satisfies the Eq. 6.32 is about 8 × 1017 cm-3. In 
the previous section we have seen that the donor concentrations in these nanowires 
are in excess of 1 × 1018 cm-3. Thus with the ionization energy extremely small, the 
resistivity is only weekly dependent on the temperature for these nanowires.  
 Temperature dependent mobility measurement on the 2T structure is carried 
out to reveal the dominant scattering mechanisms in these nanowires. Plot of mobility 
of a 200 nm diameter nanowire as function of temperature is shown in Fig. 6.39.  In 
thin film enhancement mode MOSFET devices the field effect mobility is always 
smaller than the drift mobility, as the charge conduction takes place at the oxide-
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semiconductor interface region, where the scattering is usually enhanced. Due to high 
carrier concentrations in these nanowires, the majority of the channel conduction 
occurs in the un-depleted portion of the nanowire; hence the field effect mobility 













Fig. 6.39: Measured field effect electron mobility of a GaN nanowire (diameter 200 nm) as s 
function of the temperature. Dotted lines represent the non-degenerate and degenerate 
dependences. 
 
In high quality non-degenerate GaN thin films and bulk crystals, mobility is 
dominated by polar optical phonon, piezoelectric acoustic phonon, and ionized 
impurity scattering at high, moderate, and low temperatures, respectively. Electron 
mobility initially increases with decreasing temperature, and the transition to ionized 



























For lower temperatures, the mobility has a T3/2 temperature dependence. For our case 
we do not observe a regime where mobility increases with decreasing temperature, 
meaning that the ionized impurity scattering is the dominant process in the 
temperature range studied. Brooks-Herring ionized impurity scattering predicts T3/2 
and T0 dependences assuming asymptotically non-degenerate and degenerate 
distributions [82], respectively, and the measured field-effect mobility fits these 
dependences well in the high temperature and low temperature limits (Fig. 6.39). 
Degeneracy at low temperatures can be explained as follows. Density of states (DOS) 
in GaN has a temperature dependence of T3/2. As inferred from the Fig. 6.38, the 
carrier concentration for these nanowires has weak temperature dependence. For GaN 
at 300 K the effective density of states in the conduction band is 2.23 × 1018 cm-3. 
Thus at low temperatures (at 200 K effective conduction band DOS is 1.2 × 1018), the 
carrier concentration in the nanowire can cross the degeneracy level, and hence 
exhibit T0 dependence of the measured electron mobility. 
 
6.4 Fundamental Transport Properties and Correlation to Structural 
Characteristics 
In this section, we will discuss the results of mobility extraction from transistor 
characteristics of nanowires with varying diameters. The electron back scattered 
diffraction (EBSD) was used to study the effect of grain boundaries on the transport 
properties of these nanowires. Plot of electron field effect mobility of nanowires with 
varying diameter is shown in Fig. 6.40. Diameter dependent electron mobility 
measurements revealed that larger diameter nanowires exhibited significantly higher 
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mobility than nanowires with smaller diameters. Lower mobility in smaller diameter 













Fig. 6.40: Measured field effect electron mobility of GaN nanowires with varying diameters.  
 
The effect of sidewall scattering in the overall mobility in these nanowires can be 
modeled using a simple “continuous surface model” [83]. In this model, increased 
scattering at the surface is accounted for by a surface layer of width w in which the 
relaxation time is considerably smaller than in the interior of the wire. Assuming that 
surface depletion and surface defects give rise to this surface layer, the width of this 
layer should remain constant for different wires with the same carrier concentration. 
The ratio of inner volume to the surface layer volume of a nanowire will be greater in 




















mobilities calculated by averaging the geometric distribution of the relaxation time 












Fig. 6.41: Logarithmic plot of measured mobility vs nanowire diameters with slope of 1.3.  
 
 
The electron mobility of nanowires as a function of diameter is shown in the Fig. 6.41 
plotted on logarithmic axes. Use of a µ  ∝ d p relationship yields a least squares fit 
with p = 1.3. An attempt is underway to understand the physical origin of this 
relationship. In order to be physically realistic, the plot should asymptotically 
approach the bulk GaN mobility for larger diameters, with a negative curvature. It is a 
possibility that additional factors are reducing the mobilities of intermediate diameter 
nanowires (120 nm ≤ d ≤ 160 nm). In order to investigate such a possibility, after 
electrical measurements the oxide was completely etched and EBSD was used to 
















that some of the low mobility nanowires with diameters above 120 nm were 











Fig. 6.42: EBSD patterns from two different points on the surface of a 150 nm diameter 
nanowire. From these patterns, the crystal orientations of the two halves of the bicrystal were 
determined, as illustrated by the crystal schematics. The a axis of each crystal is parallel to 
the growth direction but there is a 42° rotation between the c-directions about the common a-
axis. The dotted line on the nanowire indicates the grain boundary as inferred from the 
patterns. 
 
Figure 6.42 shows the Kikuchi diffraction patterns and the crystal orientations from 
two different points of a 150 nm diameter nanowire FET device (with mobility 120 
cm2 V-1 s-1) using EBSD technique. The diffraction patterns did not change when the 
electron beam was moved along the length of the wire, whereas the diffraction 
patterns from two different points along the diameter corresponding to the left and 
right side of the wire clearly indicated the presence of bicrystals with their a-axes 
parallel to the growth direction (as shown in chapter 2) but with a 42° angle of 










nanowires studied using EBSD did not reveal the presence of grain boundaries. Grain 



















Chapter 7: Gallium Nitride Nanowire-substrate UV Light 
Emitting Diodes 
Multifunctional integrated photonic systems for biological/chemical detection, optical 
communication, and optical storage require nanoscale photonic building blocks such 
as light emitting diodes (LEDs), lasers, detectors, and waveguides. Electrically 
excited nanoscale deep ultraviolet (UV) lasers and LEDs operating in the 350 nm to 
370 nm range are particularly important for data storage technology and biological 
applications including UV light induced autofluorescence technique for detecting 
airborne pathogens. Direct bandgap group III-Nitride (Al/Ga/In-N) semiconducting 
nanowires with their unique properties [4] (bandgap spanning the whole 
electromagnetic spectrum, existence of ternary and quaternary alloys, and high 
thermal stability) are emerging as the most promising candidates for realizing these 
types of devices.  
 Nanowire LEDs realized so far can be classified into two broad categories: 
epitaxial and non-epitaxial. Non-epitaxial techniques involve either a crossed 
nanowire junction architecture formed by crossing two nanowires of different 
conductivity types [47], [63], [84],[85] or a nanowire-bulk surface assembled p-n 
junction, where an n-type nanowire is positioned on a p-type substrate to form the p-n 
junction.[61], [86] In most of the cases, individual nanowire registration and contact 
fabrication using electron beam lithography or focused ion beam (FIB) technique is 
employed. The crossed nanowire junction is simple in terms of assembly and 
fabrication, yet effective and versatile as demonstrated by the 365 nm 
electroluminescence (EL) from a n-GaN/p-Si nanowire crossed junction [85] As 
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injection and emission occur predominantly at the nanometer scale junction (crossing 
point of the two nanowires), this architecture suffers from low internal efficiency, 
which is further lowered by the band offsets in the heterojunction case. Epitaxial 
techniques involve two very distinct configurations: (a) a core-shell structure where a 
cylindrical p-n junction is formed by growing a p-type shell on a n-type nanowire or 
vice versa [14], [15] and (b) a lateral p-n junction on the same nanowire  [87], [88] 
formed by reversing the dopant during the growth. As injection occurs radially along 
the length of the nanowire, very high external quantum efficiencies have been 
achieved utilizing the core-shell structure [15]. Although FIB etching was 
successfully used to remove the outer shell for making contact to the core, reactive 
ion etching (RIE) is more suitable batch fabrication alternative, but absence of 
selectivity and isotropy would make the plasma etching of the shell technically 
challenging. 
 We have demonstrated electrically excited 365 nm emission from n-GaN 
nanowires and p-GaN substrate homojunction LEDs, which were assembled utilizing 
dielectrophoresis and fabricated using batch fabrication processes such as 
photolithography, wet etching, and metal deposition. Uniqueness of the proposed 
method is its simplicity, self-alignment (not requiring individual nanowire registration 
and contact formation), and compatibility with any nanowire and substrate material 
system, including nitrides requiring high processing temperatures (750 °C).  
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7.1 Fabrication Procedure for n-nanowire p-substrate GaN 
Homojunction 
The p-GaN epilayer used for this study was 4  µm thick, grown by hydride vapor 
phase epitaxy on a c-plane sapphire substrate with Mg as the p-type dopant (hole 
concentration = 2.5 × 1018 cm-3). A 65 nm thick SiO2 layer was deposited using 
plasma enhanced chemical vapor deposition (PECVD) on the p-GaN epilayer. This 
was followed by the deposition of Ti/Al/Ti (30 nm/100 nm/30 nm) layer using 












Figure 7.1: Schematic representation of the process of aligning and fabricating n-GaN 
nanowire/p-GaN epilayer LED. 
 
Utilizing photolithography and wet etching, 300 µm diameter circular, insulated 

















epilayer.A suspension of the GaN nanowires in isopropanol, formed by sonicating the 
growth matrix, was dispersed onto the substrate with the insulated metal contact pads. 
In order to align the nanowires dielectrophoretically, a 10 V peak to peak, 1 kHz 
sinusoidal voltage was applied on one post while grounding the adjacent post.  
Nanowires aligned themselves in a diverging pattern from the biased post towards the 






Figure 7.2: Schematic representation of the process of aligning n-GaN nanowire on the 
insulated posts fabricated on p-GaN substrate. 
 
The majority of the aligned nanowires had only 10 % of their total length lying on top 
of the pads and the rest was in contact with the p-GaN layer forming the p-n junction 
[Fig. 7.1(b)]. Next, 40 nm of SiO2 was deposited using PECVD, covering the entire 
sample [Fig. 7.1(c)]. A second photolithography and etching resulted in 250 µm 
diameter circular contacts on top of the first level contacts. Ti/Al/Ti/Au (30 nm/100 
nm/30 nm/ 30 nm) was deposited followed by a liftoff to form the top contact to the 
nanowire. Having both top and bottom contacts reduces the contact resistances of 
these nanowire devices. The smaller diameter of the top contact relative to the bottom 
one would ensure that even with photolithographic alignment tolerance, the top metal 







parasitic Schottky contact emission. For contact to the p-GaN layer, Ni/Au (30 nm/30 
nm) layer was then deposited [Fig 7.1 (d)] at the four corners of the sample by a 
shadow mask. Complete fabricated sample is shown in Fig. 7.3 with SEM image of 
the post and a magnified image where nanowire emerging from the post can be 
clearly seen. The optical image [Fig. 7.3(a)] of the sample shows the placement of the 
















Figure 7.3: (a) Optical image of the p-GaN with the posts with nanowire LEDs, (b) SEM 
image of insulated posts, (c) nanowires (indicated with the white arrows) aligned from a post, 
(d) SEM image of a nanowire cantilevered from a post touching the p-GaN substrate. 













7.2.1 Electrical Characteristics 
Over 40 contact pads, each with nanowire junctions were tested, and as-fabricated 
devices showed very low current levels with no detectable emission between 10 V 
and 12 V. This is expected since forming low resistance ohmic contacts to the nitrides 
require annealing at temperatures as high as 750 °C. These devices showed 
significant increase in the forward current after annealing in argon for 500 °C for 30 s 
(Fig. 7.4).  
Figure 7.4: Current vs voltage characteristics of a single GaN nanowire/substrate junction 
LED at room temperature. Blue curve represents the characteristics of the device after 
annealing at 500 °C for 30 s in argon, and red squares represent the characteristics of the 

























Sharp onset of forward conduction started at 3.5 V, which is consistent with the 
bandgap of GaN. Current through an ideal p-n homojunction diode is given by the 
celebrated Shockley equation [5]: 

















s                                                      (7.1) 
where Is is the reverese saturation current, V is junction voltage, kB is the Boltzmann 


















AI                                                       (7.2) 
  where  
   ppp DL τ= ,    nnn DL τ=                                           (7.3)                                  
In the above equation A is the cross-sectional area of the junction, Dn and Dp are the 
diffusion coefficients for the electrons and holes respectively, pno and npo are the 
thermal equilibrium hole and electron densities on the n and p side respectively. The τ 
represents the minority carrier lifetime. From this ideal eqation deviations can result 
mainly due to: (a) recombination via surface states, (b) presence of generation and 
recombination in the depletion region, (c) tunneling of carriers between states in the 
bandgap, (d) high injection condition, and (e) series resistance. In order to take in 
effect the non-idealities introduced by all of the above mentioned factors the ideal p-n 
junction current equation is modified with an ideality factor η: 


















                                                 (7.4) 
This ideality factor indicates the dominant transport mechanism in a p-n junction. 
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From the equation it is clear that plotting I/Is on a logarithmic scale as a function of 












Figure 7.5: Semi-log plot of current vs voltage characteristics of a single GaN 
nanowire/substrate junction LED at room temperature. The p-n junction is annealed at 500 
°C. 
 
The ideality factor calculated from the low bias region of the forward curve is about 
17 indicating the fact that the diode is highly non-ideal, which is not surprising 
considering the fact that these p-n junctions are mechanically formed. Presence of 
high series resistance is evident from the curve, which includes the contributions from 
both p and n contacts. For GaN, p contact resistances prove to be the determining 
factor, as the resistances of p-type contacts are often higher than the n-type contacts. 
Presence of surface states on both nanowire and the p-type epilayer would also 
contribute to the non-ideal diode characteristics. 












7.2.2 Electroluminescence Measurement Setup 
Electroluminescence from the nanowire LEDs was measured using a benchtop 
spectrometer from Ocean Optics® interfaced with a PC. This spectrometer has a fixed 
grating and liner CCD detector array with 2248 elements. The sample is placed on a 
probe station and biased with DC power supply. A 200 µm diameter UV/VIS 
solarization resistance optical fiber is placed about 5mm from the sample and light is 
collected and fed to the spectrometer. Schematic of the measurement setup is shown 
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Figure 7.7: Electroluminescence measurement setup. (a) Probe station with the sample under 
bias, fiber optic cable is placed right over the sample, (b) UV/VIS spectrometer connected to 




In order to efficiently collect light it is important to align the fiber optic output so that 
the pattern which is emitting is within the acceptance cone of the fiber. The fiber used 
had numerical aperture of 0.22 which makes the acceptance angel of 25° in air. The 
fiber is placed 5 mm above the sample, which makes the acceptance area of about 5 











light source on the spectrometer end of the cable. As the intensity of the emission is 
low, it is necessary to use a large integration time (500 µs) and data averaging. Due to 
the large integration time the noise level of the spectrum is high. In order to increase 
the signal to noise ratio the background spectrum is subtracted from the raw spectrum 
for each pattern with nanowire.  
7.2.3 Electroluminescence Characteristics 
As mentioned before as-deposited nanowires do not emit detectable emission. 
Electroluminescence is only observed from the annealed nanowire junction at 8 V 
forward bias with 18 µA current. Under forward bias the emission from the nanowire 
occurs along the length of the wire, consistent with the injection in the nanowire-
epilayer junction along length of the nanowire in contact with the p-layer, with 
occasional brighter regions probably due to local non uniformities in the nanowire 
(Fig. 7.8 (a) and (b) inset). Bright emission from the tips of some nanowires is 
observed demonstrating waveguiding capabilities of these nanostructures. Room 
temperature electroluminescence for different forward bias current levels is shown in 
Fig. 7.8 (a) from a single n-GaNnw/p-GaN junction device annealed at 500 °C.  
  In order to establish the absence of parasitic emission from the “posts” (contacts 
without nanowires), electroluminescence is also measured from the posts with 
different bias levels. No detectable emission is observed from the posts at bias levels 
as high as 75 µA. Peak emission occurs at 365 nm with 25 nm fwhm at 50 µA. This is 
consistent with the bandedge emission from high quality MOCVD grown n-GaN 
epilayer (3.46 eV) [89], and also with the photoluminescence measurements 






















Figure 7.8: (a) EL of a single nanowire LED after annealing at 500 °C for 30 s in argon. 
(inset) Grayscale optical image of a complete nanowire deivce with the end contact. A shorter 
nanowire  is visible crossing the longer wire (ends of the two wires are numbered and 
indicated with white arrows). (b) EL of the same device after a second anneal of 750 °C for 
30 s, (inset) Optical image of the same device under forward bias with 75 µA injection 































































At higher injection levels (65 µA), 385 nm emission is also observed in these devices, 
which could be due to recombination via defects and impurity levels present in the p-
GaN. Absence of a 415 nm emission peak (associated with the recombination via Mg 
related deep levels in p-GaN) indicates that the emission is dominated by 
recombination in the nanowire [84]. Absence of low energy emissions such as yellow 
or red bands in the EL, which are often attributed to presence of dislocations in 
nitrides, indicates that the nanowires are free from major defects and surface related 
parasitic recombinations. 
 In order to investigate the reliability of these nanowire LEDs, the operating 
devices are subject to a second anneal at 750 °C for 30 s. No deterioration was 
observed in the electrical properties of these devices after the annealing (Fig. 7.4). 
Emission properties did not show any significant changes [Fig. 7.8(b)]. For higher 
injection currents it was observed that after the second anneal, the emission at the 385 
nm is increased marginally. This indicates that the 385 nm emission might be due to 
surface related effects originating at the oxide nanowire interface. Peak emission 
intensity of these nanowire devices is approximately linear with the current, which is 
crucial for modulation purposes (Fig. 7.9). Light intensity and the fwhm did not 
deteriorate after annealing the devices at 750 °C, which demonstrates the robustness 
of the present device structures. The devices showed no signs of degradation even 
after significant length of operation (more than 2 hours) at room temperature. 
Excellent thermal stability of the nanowire devices can be attributed to the top and 
bottom contact pads along with the oxide layer covering the nanowire. The oxide 
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provided mechanical strength to the device structure and also passivated the nanowire 












Figure 7.9: Peak emission intensity and fwhm of nanowire devices under forward injection 
condition. The red curve indicates the characteristics of the devices after 500 ° C anneal and 
the blue curve indicates the trend after a second 750 ° C anneal. The error bars represent the 
standard deviations of the data over 30 nanowire devices with diameters in the range of 180 
nm to 220 nm. 
 
 
 Light extraction from the nanowire LED is also improved using the oxide layer 
instead of the bare wire as the critical angle θc for the nanowire-oxide interface is 
larger than nanowire-air interface (θc = sin-1(n1/n2), where n1 and n2 represent the 
dielectric constants of the oxide/air and semiconductor respectively) [5]. Using 
passivations such as AlN with higher dielectric constant promises to improve the 
extraction efficiencies.  





























7.3 Discussions and Future Directions 
We have demonstrated operation of GaN nanowire/bulk UV light emitting diodes, 
utilizing dielectrophoretic alignment and simple fabrication techniques.The devices 
are stable with reliable operation at 365 nm wavelength. The present technique can be 
applied to other nanowire system, and is suitable for applications requiring large area 
nanoscale light sources. This technique would also allow us to assemble nanowires of 
different materials (with different emission wavelengths) on a single substrate (Fig. 
7.10) in an array fashion. These types of structures could open up possibilities in 








Figure 7.10: Schematic representation of multi-spectral nanowire emitter array for biological 
detection and chemical sensing applications. 
 
Attempts are currents on the way to develop p-n junctions on the same nanowire 
through Mg diffusion from a solid source. This will give us the ability to form p-n 
junctions through lithographically defined patterns. 
 
 
Nanowires of different 
material systems 
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Chapter 8: Summary and Conclusions 
This dissertation focuses on the bottom-up approach to realize various electronic and 
optical devices from free-standing gallium nitride nanowires. We have developed the 
basic building blocks, such as field-effect transistors (FETs), Schottky diodes, and 
light-emitting diodes (LEDs) from these nanowires, which are essential for realizing 
complex nanosystems.  
 Detailed structural characterizations performed in these nanowires show that 
they have wurtzite structure with growth directions along the a axis. Microstructural 
chemical analysis did not reveal any other element except Ga and N, indicating the 
chemical purity of the nanowires. Spectroscopic measurements (photoluminescence 
and cathodoluminescence) showed band-edge transitions indicating absence of mid-
gap states. 
 Focused ion beam induced metal deposition technique was used to deposit metal 
contacts to these nanowires, randomly dispersed on a substrate from a suspension. 
Devices realized using this technique helped us to assess the viability of this nanowire 
system for device realization, including resistivity and mobility evaluation. Gallium 
ions interacted with the nanowires, leading to swelling of the nanowires underneath 
the contact area. For the purpose of minimizing the damage to the nanowires we 
attempted to use electron beam to dissociate the per-cursor gas for the metal 
deposition. Surprisingly, electron beam induced deposition also resulted in swelling 
of the nanowires, which supports the idea that the heat generated during the 
deposition actually results in the structural damage of the nanowires. 
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 Utilizing dielectrophoresis (translational motion of neutral bodies in presence of 
a non-uniform electric field), nanowires were assembled on pre-patterned substrates 
for device fabrication. This technique enables us to simultaneously manipulate large 
number of nanowires and control their placements without individual nanowire 
manipulation and registration. This process was studied in detail to reveal the effects 
of different solvents, frequency of the alignment voltage, and designs of the 
alignment electrodes on the yield and precision of this technique. 
 A novel fabrication method, involving only standard microfabrication 
techniques (photolithography, oxide deposition, metal deposition, and 
chemical/plasma etching), is developed for realizing reliable GaN nanowire devices. 
We have designed and realized various novel geometries for nanowire FETs, which 
demonstrated encouraging performances. Field-effect electron mobility as high as 312 
cm2 V-1 s-1 was recorded for these nanowire transistors. We definitely believe that the 
absence of metal catalyst in the growth method resulted in higher mobility in these 
nanowires. Utilizing omega-backgate and omega-plane gate geometry we were able 
to achieve transistor performances (normalized transconductance = 0.3 × 103 µS/mm 
and sub-threshold slope = 0.2 V/decade) comparable to state-of-the-art nanowire and 
thin film transistors. 
 We have attempted to understand the basic transport mechanisms in these 
nanostructures, which will enable us to optimize the growth processes to yield better 
quality materials. Correlating the material properties to the nanowire device 
characteristics provided us important insights into the scattering processes in these 
nanostructures. In order to further improve the device performances, we have to 
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reduce the background carrier concentration. Due to high un-intentional doping levels 
in these nanowires the ionized impurity scattering dominated even at room 
temperatures. Diameter dependent mobility measurements indicated that the surface 
scattering is dominant scattering mechanism in smaller diameter (d < 100 nm) 
nanowires.  
 Mechanically formed GaN nanowire-epilayer homojunction exhibited UV 
electroluminescence at room temperature. Absence of low energy emission in the 
electroluminescence is further testament to the superior material quality of these 
nanowires.  
8.1 Concluding Remarks and Future Prospects  
This study demonstrates some exciting results that indicate the remarkable prospects 
of GaN nanowires. The general assembling and fabrication techniques described here 
can be applied to nanowire of different material systems. Combining microfluidic 
techniques with dielectrophoresis appears to be very promising for developing 
complex nanowire architectures. Better designs would improve the performances of 
these nanowire devices dramatically. Presently we are exploring conformal deposition 
techniques such as atomic layer deposition for gate stack deposition. Combining 
conformal oxides with high k dielectric materials would tremendously boost the 
performances of these devices. Controlling dopant types and densities are crucial if 
we want to achieve high-performance nanowire emitters and detectors. Currently we 
are investigating the possibilities of spatially controlled doping, using both ion-
implantation and diffusion. If this is accomplished it would represent a significant 
milestone in nanowire device research. Also GaN nanowires grown by molecular 
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beam epitaxy, grown vertically aligned on a substrate, are also being investigated.  
We plan to significantly extend our research in studying the transport properties of 
these nanostructures, to reveal the basic conduction mechanisms.  
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                                Appendices 
Appendix A. Standard Cleaning Procedure 
Step 1: 3 min heated ultrasonic bath in trichloroethylene 
Step 2: 3 min heated ultrasonic bath in acetone 
Step 3: 3 min heated ultrasonic bath in methanol 
Step 4: 3 min heated ultrasonic bath in isopropanol 
Step 5: Rinse in de-ionized (DI) water  
Step 6: 1 min dip in heated bath of NH4OH : H2O2 : H2O (1:1:5 ratio)  
Step 7: Rinse in de-ionized water  
Step 8: 1 min dip in heated bath of HCl : H2O2 : H2O (1:1:5 ratio)  




















Appendix B. Photolithography Mask Layout 
The mask design incorporating the improved geometry is shown here. The entire is 
design is divided in four cells, with all the levels of the processes described in this 





















Cell 4 Cell 3 
Cell 2
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The upper two cells are the source and drain electrodes for various configurations, 
whereas the bottom left cell is for the gate level and the bottom right contains the 
mesa patterns. Individual important patterns within cell are shown below: 





























































                         Figure B.4: Linear and circular gate designs.  
 











                  Figure B.5: Mesa level. 
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Appendix C. Photolithography Process Details 
C.1 Dual Resist Lift-off Process 
Process recipe for Shipley® 1813 Positive Photoresist with Lift-off Resist 
Step 1: Spin coating - Lift-off resist  
Spin speed [rpm] 400 for 5 s 
Spin speed [rpm] 4000 for 45 s 
Step 2: Prebake - 170°C, 5 min, hotplate 
Step 3: Spin coating – S1813 
Spin speed [rpm] 400 for 5 s 
Spin speed [rpm] 4000 for 45 s 
Step 4: Prebake - 115°C, 1 min, hotplate 
Step 5: Exposure - broadband and monochromatic h- and i-line 
            Exposure dose ~ 150 mJ/cm²  
Step 6: Development – MF319 for 1 min           
Removal - PG remover 
C.2 Image Reversal Resist for Mesa Formation 
Process recipe for AZ 5214 Image reversal photoresist 
Step 1: Spin coating –Hexamethyldisilazane  
Spin speed [rpm] 4000 for 40 s 
Step 2: Spin coating – AZ5214 
Spin speed [rpm] 400 for 5 s 
Spin speed [rpm] 4000 for 45 s 
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Step 3: Prebake - 95°C, 1 min, hotplate 
Step 4: Exposure - broadband and monochromatic h- and i-line 
            Exposure dose ~ 60 mJ/cm²  
Step 5: Reversal bake - 120°C, 2 min, hotplate (critical) 
Step 6: Flood exposure - broadband and monochromatic h- and i-line 
            Exposure dose ~ 150 mJ/cm² 
Step 6: Development – AZ-400K with DI water (1:4) for 90 s           

















Appendix D. 1-Dimensional Poisson Solver 
D.1 Gauss Jordan Elimination Technique 




b1 v1 + c1 v2                                                              = d1 
a2 v1 + b2 v2 + c2v3                                                    = d2 
           a3 v2 + b3 v3 + c3v4                                        = d3 
                    ……………………………..                                                                         
          (D.1) 
             ai vi-1 + bi vi + civi+1                                       = di 
                                                 .........................................................                                               
                                                    aN-1vN-2 + bN-1 vN-1 + c N-1vN  = dN-1 
                                                             aN-1vN-2 + bN-1 vN-1 = dN 
 
 
Comparing Eq. C.1 and Eq. 6.24 we can relate di’s to the fi’s, v’s with ∆φi’s, and (a, b, 
c)’s with (c, b, a)’s respectively. The matrix of coefficients a, b, and c is called the 
tridiagonal matrix. The system is readily solved using Gaussian elimination method 
as described. We first establish a recursion relationship of the form:  






γ                                                                                 (D.2) 
in which the constants βi and γi are to be determined. 
Substation into the ith equation of Eq. C.1 gives 
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= .                                                            (D.5)  
 
Also, from the first equation of Eq. C.1  








dv −=                                                           (D.6)           
where β1 = b1and γ1 = d1/β1. Finally, substitution of the recursion solution in the last 
equation of Eq. C.1, yields 
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where 
















− .                   (D.8) 
To summarize, the complete algorithm for the solution of the tridiagonal system is  






γ ,                i = N-1, N-2, ………., 1,                          (D.9) 
where the β’s and γ’s are determined from the recursion formulas: 
                                                          11 b=β ,                       111 /d βγ = , 
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β ,                          i = 1, 2, ………., N,                           (D.10) 









= ,                         i = 1, 2, ………., N,                           (D.11) 
 
D.2 C++ Implementation of 1-D Poisson Solver 
1: //1D Poisson Solver for MOS capacitor 
2: //Abhishek Motayed 
3: 
4: #include <math.h> 
5: #include <iostream> 
6: 
7: using namespace std; 
8: 
9: int main () 
10: { 
11: char quit; 
12: int GRID_POINTS; 
13: double GRID_RES; 
14: double k; 
15: double X_Well; 
16: double t_ox; 
17: double NA; //dopat concentration 
18: double X_TOTAL; 
19: double VG; //gate voltage 
20: //Basic constants 
21: double q = 1.60218e-19; //elimentary charge 
22: double EpSi= 9.7*(8.85418e-14); //dielectric permittivity of GaN 
23: double EpOx=3.9*(8.85418e-14); //dielectric permittivity of gate 
oxide 
24: double no= 1.9e-10; //intrinsic carrier concentration for GaN 
at 300 K 






31: quit = '\0'; 
32: while (quit != 'q') 
33: { 
34: cout << "This is 1-D Linear Possion Solver for MOS Capacitors In 
Equilibrium" << endl; 
35: cout << "Specify the dimension of MOS capacitor in centimeters" 
<< endl; 
36: cout << "Specify the thickness of p-Well" << endl; 
37: cin >> X_Well; 
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38: cout << "Specify the thickness of Oxide" << endl; 
39: cin >> t_ox; 
40: cout << "Specify the total number of grid points" << endl; 
41: cin >> GRID_POINTS; 
42: cout << "Specify doping density of the well" << endl; 
43: cin >> NA; 
44: cout << "Specify gate voltage" << endl; 
45: cin >> VG; 
46: 
47: //Compute the resolution 
48: X_TOTAL= X_Well + t_ox; 
49: GRID_RES = X_TOTAL/GRID_POINTS; 
50: k = 1/(GRID_RES*GRID_RES); 
51: 
52: //Initial guess 
53: double PHI [GRID_POINTS]; 
54: double DEL_PHI[GRID_POINTS]; 
55: double BETA[GRID_POINTS]; 
56: double GAMMA[GRID_POINTS]; 
57: double SUB_DIAG[GRID_POINTS]; 
58: double DIAG[GRID_POINTS]; 
59: double SUPER_DIAG[GRID_POINTS]; 
60: 
61: 
62: //Initialize the arrays with 0 
63: for (int i=0;i<GRID_POINTS;i++) 
64: { 
65: DEL_PHI [i]= 0; 
66: } 
67: 
68: for (int i=0;i<GRID_POINTS;i++) 
69: { 
70: BETA [i]= 0; 
71: } 
72: 
73: for (int i=0;i<GRID_POINTS;i++) 
74: { 






81: //Initialize the PHI array with initial guess 
82: 
83: for (int i=0;i<=600;i++) 
84: { 
85: PHI [i]= VG ; 
86: } 
87: 
88: for (int i=601;i<GRID_POINTS;i++) 
89: { 




94: //Compute initial function func array 
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95: //where f= PHI'' + q/e *(-no*2*sinh(PHI/VT) + ND-NA)) 
96: //PHI'' indicates second derivative 
97: double func [GRID_POINTS]; 
98: 
99: for (int i=0;i<GRID_POINTS;i++) 
100: { 










109: func[0] = 0; 
110: PHI[0]= VG ; 
111: PHI [GRID_POINTS-1]= VTH*(log(NA/no)); 
112: 
113: for (int i=1;i<600;i++) 
114: { 
115: 
116: func[i] = ((PHI[i+1]-2*PHI[i]+PHI[i-1])/(GRID_RES*GRID_RES)); 
117: } 
118: 
119: func[600] = ((EpSi*PHI[601]- (EpOx+EpSi)*PHI[600]+ 
EpOx*PHI[599])/(GRID_RES*GRID_RES)); //This if for the oxide 
120: 








128: func[GRID_POINTS-1] = 0; 
129: 
130: 
131: //Iteratively solving the tridaigonal equation using Gauss 
Jordan 
elimination 
132: //Assign value to sub and super diagonal elements 
133: for (int i=0;i<600;i++) 
134: { 
135: 
136: SUB_DIAG[i] = 1/(GRID_RES*GRID_RES); 
137: DIAG[i] = -2/(GRID_RES*GRID_RES); 





143: SUB_DIAG[600] = EpOx/(GRID_RES*GRID_RES); 
144: DIAG[600] = -(EpOx+EpSi)/(GRID_RES*GRID_RES); 





149: for (int i=601;i<(GRID_POINTS-1);i++) 
150: { 
151: SUB_DIAG[i] = 1/(GRID_RES*GRID_RES); 
152: DIAG[i] = (-2/(GRID_RES*GRID_RES))- 
((q/(EpSi*VTH))*(2*no*cosh(PHI[i]/VTH))); 





158: BETA[0]= DIAG[0]; 




163: for (int i=1;i<GRID_POINTS;i++) 
164: { 
165: 
166: BETA[i]=DIAG[i] - ((SUB_DIAG[i]*SUPER_DIAG[i-1])/BETA[i-1]); 


















185: //Check for convergence 








194: goto Final; 
195: 
196: Update: 
197: for (int i=0;i<GRID_POINTS;i++) 
198: { 
199: PHI[i]=PHI[i]+DEL_PHI[i]; 
200: cout<< i << " " << DEL_PHI[i]<< " " << PHI[i]<< endl; 
201: } 
 204 
202: goto Loop1; 
203: 
204: 
205: // Convergence achieved 
206: Final: 
207: for (int i=0;i<GRID_POINTS;i++) 
208: { 






215: cout << "Press q to quit " << endl; 
216: cin >> quit; 
217: } 
218: 
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